

Silicon N-Channel Power MOSFET

Description


MD28N50, the silicon N-channel Enhanced MOSFETS, is obtained by advanced MOSFET technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor is suitable device for SMPS, high speed switching and general purpose applications.

General Features

- ① $V_{DS}=500V, R_{DS(ON)} < 190m\Omega$ @ $V_{GS}=10V, I_D=28A$ (Typ: $160m\Omega$)
- ② Fast Switching
- ③ Low C_{rss}
- ④ 100% avalanche tested
- ⑤ Improved dv/dt capability
- ⑥ RoHS product

Application

- ① High frequency switching mode power supply



Package Marking And Ordering Information:

Ordering Codes	Package	Product Code	Packing
MD28N50-H	TO-3P	MD28N50A	Tube
MD28N50-W	TO-247	MD28N50	Tube

ABSOLUTE RATINGS (at $T_C= 25^\circ C$, unless otherwise specified)

Symbol	Parameter	Value	Units
V_{DSS}	Drain-to-Source Voltage	500	V
I_D	Continuous Drain Current	28	A
	Continuous Drain Current $T_C = 100^\circ C$	12.6	A
I_{DM}	Pulsed Drain Current(Note1)	80	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy(Note2)	1200	mJ
dv/dt	Peak Diode Recovery dv/dt (Note3)	5.0	V/ns
P_D	Power Dissipation TO-3P/TO-247	230	W
	Derating Factor above $25^\circ C$	1.85	W/ $^\circ C$
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ C$
T_L	Maximum Temperature for Soldering	300	$^\circ C$

Thermal characteristics

Thermal characteristics (No FullPAK) TO-3P/TO-247

Symbol	Parameter	Value	Units
$R_{\theta JC}$	Junction-to-Case	0.54	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient	62.5	$^{\circ}\text{C}/\text{W}$

Electrical Characteristics (at $T_c = 25^{\circ}\text{C}$, unless otherwise specified)

OFF Characteristics						
Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	500	--	--	V
$\Delta BV_{DSS}/\Delta T_j$	Bvdss Temperature Coefficient	$I_D=250\mu A$, Reference 25°C	--	0.6	--	$V/^{\circ}\text{C}$
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=500V$, $V_{GS}=0V$, $T_j=25^{\circ}\text{C}$	--	--	10	μA
		$V_{DS}=400V$, $V_{GS}=0V$, $T_j=125^{\circ}\text{C}$	--	--	100	μA
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30V$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30V$	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On- Resistance	$V_{GS}=10V, I_D=10A(\text{Note4})$	--	160	190	m Ω
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A(\text{Note4})$	2.0	3.0	4.0	V
g_{fs}	Forward Transconductance	$V_{DS}=20V$, $I_D=10A(\text{Note4})$	--	12	--	S

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
R_g	Gate resistance	$f = 1.0\text{MHz}$	--	1.5	--	Ω
C_{iss}	Input Capacitance	$V_{GS} = 0V$ $V_{DS} = 25V$ $f = 1.0\text{MHz}$	--	1920	--	PF
C_{oss}	Output Capacitance		--	290	--	
C_{rss}	Reverse Transfer Capacitance		--	18	--	

Switching Characteristics						
Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D = 28A$ $V_{DD} = 250V$ $V_{GS} = 10V$ $R_G = 20\Omega$	--	33	--	ns
t_r	Rise Time		--	75	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	91	--	
t_f	Fall Time		--	83	--	
Q_g	Total Gate Charge	$I_D = 28A$ $V_{DD} = 400V$ $V_{GS} = 10V$	--	56	--	nC
Q_{gs}	Gate to Source Charge		--	13	--	
Q_{gd}	Gate to Drain ("Miller") Charge		--	20	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)	$T_C = 25^\circ\text{C}$	--	--	28	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	80	A
V_{SD}	Diode Forward Voltage	$I_S = 20A$, $V_{GS} = 0V$ (Note4)	--	--	1.2	V
T_{rr}	Reverse Recovery Time	$I_S = 20A$, $T_J = 25^\circ\text{C}$ $dI_F/dt = 100A/\mu s$, $V_{GS} = 0V$	--	536	--	ns
Q_{rr}	Reverse Recovery Charge		--	5668	--	nC
I_{rrm}	Reverse Recovery Current		--	21.1	--	A

Note1: Pulse width limited by maximum junction temperature

Note2: $L = 10\text{mH}$, $V_{DS} = 50V$, Start $T_J = 25^\circ\text{C}$

Note3: $I_{SD} = 28A$, $dI/dt \leq 100A/\mu s$, $V_{DD} \leq B_{VDS}$, Start $T_J = 25^\circ\text{C}$

Note4: Pulse width $t_p \leq 300\mu s$, $\delta \leq 2\%$

Characteristics Curves

Figure 1a Safe Operating Area (No FullPAK)




Figure 1b Safe Operating Area (FullPAK)




Figure 2a Power Dissipation (No FullPAK)




Figure 2b Power Dissipation (FullPAK)




Figure 3a Max Thermal Impedance (No FullPAK)




Figure 3b Max Thermal Impedance (FullPAK)




Figure 4 Typical Output Characteristics




Figure 5 Typical Transfer Characteristics




Figure 6 Typical Drain to Source ON Resistance vs Drain Current




Figure 7 Typical Drain to Source on Resistance vs Junction Temperature




Figure 8 Typical Threshold Voltage vs Junction Temperature




Figure 9 Typical Breakdown Voltage vs Junction Temperature




Figure 10 Typical Capacitance vs Drain to Source Voltage





Figure 11 Typical Gate Charge vs Gate to Source Voltage



Test Circuit and Waveform

Figure 12 Gate Charge Test Circuit




Figure 13 Gate Charge Waveforms




Figure 14 Resistive Switching Test Circuit




Figure 15 Resistive Switching Waveforms




Figure 16 Diode Reverse Recovery Test Circuit




Figure 17 Diode Reverse Recovery Waveform




Figure 18 Unclamped Inductive Switching Test Circuit






Figure 19 Unclamped Inductive Switching Waveform



Package Information




Symbol	Values(mm)	
	MIN	MAX
A	4.60	5.00
A1	1.30	1.70
A2	2.20	2.60
b	0.80	1.20
b1	2.90	3.30
b2	1.90	2.30
c	0.40	0.80
e	5.25	5.65
E	15.3	15.7
E1	13.2	13.6
E2	13.1	13.5
E3	9.10	9.50
H	19.7	20.1
H1	19.1	20.1
H2	18.3	18.7
H3	2.80	3.20
G	4.80	5.20
ϕp	3.00	3.40

TO-3P Package

www.mns-kx.com

Package Information



Symbol	Values(mm)	
	MIN	MAX
A	4.9	5.4
B	1.6	2.0
C	14.35	15.4
D	0.5	0.8
F	14.4	15.1
G	19.7	20.6
H	15.4	16.2
J	5.3	5.6
K	1.3	1.5
L	2.8	3.3
φp	3.7	4.2
S	5.35	5.65

TO-247 Package



迈诺斯科技

MD28N50

NOTE:

1. Exceeding the maximum ratings of the device in performance may cause damage to the device, even the permanent failure, which may affect the dependability of the machine. Please do not exceed the absolute maximum ratings of the device when circuit designing.
2. When installing the heat sink, please pay attention to the torsional moment and the smoothness of the heat sink.
3. MOSFETs is the device which is sensitive to the static electricity, it is necessary to protect the device from being damaged by the static electricity when using it.
4. Shenzhen Minos reserves the right to make changes in this specification sheet and is subject to change without prior notice.

CONTACT:

深圳市迈诺斯科技有限公司（总部）

地址：深圳市福田区华富街道田面社区深南中路4026号田面城市大厦22B-22C

邮编：518025

电话：0755-83273777