



Genesys Logic, Inc.

GL852G-60

USB 2.0 Hub Controller

Datasheet

Revision 1.10

Aug. 24, 2020



Copyright

Copyright © 2020 Genesys Logic, Inc. All rights reserved. No part of the materials shall be reproduced in any form or by any means without prior written consent of Genesys Logic, Inc.

Ownership and Title

Genesys Logic, Inc. owns and retains of its right, title and interest in and to all materials provided herein. Genesys Logic, Inc. reserves all rights, including, but not limited to, all patent rights, trademarks, copyrights and any other propriety rights. No license is granted hereunder.

Disclaimer

All Materials are provided “as is”. Genesys Logic, Inc. makes no warranties, express, implied or otherwise, regarding their accuracy, merchantability, fitness for any particular purpose, and non-infringement of intellectual property. In no event shall Genesys Logic, Inc. be liable for any damages, including, without limitation, any direct, indirect, consequential, or incidental damages. The materials may contain errors or omissions. Genesys Logic, Inc. may make changes to the materials or to the products described herein at anytime without notice.

Genesys Logic, Inc.

13F., No. 205, Sec. 3, Beixin Rd., Xindian Dist. 231,

New Taipei City, Taiwan

Tel : (886-2) 8913-1888

Fax : (886-2) 6629-6168

<http://www.genesyslogic.com>

Revision History

Revision	Date	Description
1.00	08/17/2017	Formal Release
1.01	07/29/2020	Correct typo, p.14
1.10	08/24/2020	Add Section 5.2.7, p.26

Table of Contents

CHAPTER 1 GENERAL DESCRIPTION	8
CHAPTER 2 FEATURES	9
CHAPTER 3 PIN ASSIGNMENT	10
3.1 Pin-out	10
3.2 Pin List	13
CHAPTER 4 BLOCK DIAGRAM	18
CHAPTER 5 FUNCTION DESCRIPTION	19
5.1 General Description	19
5.1.1 USPORT Transceiver	19
5.1.2 PLL (Phase Lock Loop)	19
5.1.3 FRTIMER	19
5.1.4 μ C	19
5.1.5 UTMI (USB 2.0 Transceiver Microcell Interface)	19
5.1.6 USPORT Logic	19
5.1.7 SIE (Serial Interface Engine)	19
5.1.8 Control/Status Register	20
5.1.9 REPEATER	20
5.1.10 TT (Transaction Translator)	20
5.1.11 REPEATER/TT Routing Logic	20
5.1.12 DSPORT Logic	21
5.1.13 DSPORT Transceiver	21
5.2 Configuration and I/O Settings	22
5.2.1 RESET Setting	22
5.2.2 PGANG/SUSPND Setting	23
5.2.3 SELF/BUS Power Setting	24
5.2.4 EEPROM Setting	24
5.2.5 Port Configuration	25
5.2.6 Non-removable Port Configuration	26
5.2.7 Power Switch Enable Polarity (Not Available for 28-pin Package)	26
5.2.8 Reference Clock Configuration (Only Available for LQFP48 Package)	26
5.2.9 SMBUS Mode (SMBUS Slave Address=0x2C)	27
5.2.10 Vendor command	33
CHAPTER 6 ELECTRICAL CHARACTERISTICS	35
6.1 Maximum Ratings	35



6.2 Operating Ranges	35
6.3 DC Characteristics	36
6.4 Power Consumption	37
6.5 EEPROM Interface	38
6.6 On-Chip Power Regulator	39
CHAPTER 7 PACKAGE DIMENSION	40
CHAPTER 8 ORDERING INFORMATION.....	43

List of Figures

Figure 3.1 - GL852G-60 SSOP 28 Pin-out Diagram	10
Figure 3.2 - GL852G-60 QFN 28 Pin-out Diagram.....	11
Figure 3.3 - GL852G-60 LQFP 48 Pin-out Diagram.....	12
Figure 4.1 - GL852G-60 Block Diagram	18
Figure 5.1 - Operating in USB 1.1 Scheme	20
Figure 5.2 - Operating in USB 2.0 Scheme	21
Figure 5.3 - Power on Reset Diagram.....	22
Figure 5.4 - Power on Sequence of GL852G-60.....	22
Figure 5.5 - Timing of PGANG/SUSPEND Strapping.....	23
Figure 5.6 - Individual/GANG Mode Setting.....	24
Figure 5.7 - SELF/BUS Power Setting	24
Figure 5.8 - SMBus Timing Diagram	27
Figure 5.9 - SMBus Topology.....	31
Figure 5.10 - Data Validity	31
Figure 5.11 - START and STOP Condition.....	32
Figure 5.12 - ACK and NACK Signaling of SMBus	32
Figure 5.13 - SMBus Packet Protocol Diagram Element Key.....	32
Figure 5.14 - Write Byte Protocol.....	33
Figure 5.15 - Read Byte Protocol	33
Figure 6.1 - Vin(V5) vs Vout(V33)*	39
Figure 7.1 - GL852G-60 28 Pin SSOP Package	40
Figure 7.2 - GL852G-60 28 Pin QFN Package.....	41
Figure 7.3 - GL852G-60 48 Pin LQFP Package	42

List of Tables

Table 3.1 - GL852G-60 SSOP 28 Pin List	13
Table 3.2 - GL852G-60 QFN 28 Pin List.....	13
Table 3.3 - GL852G-60 LQFP 48 Pin List	14
Table 3.4 - Pin Descriptions.....	15
Table 5.1 - Reset Timing	23
Table 5.2 - Port Configuration	25
Table 5.3 - Power Switch Polarity Setting.....	26
Table 5.4 - Reference Clock Configuration	26
Table 5.5 - Internal Register Set	27
Table 6.1 - Maximum Ratings.....	35
Table 6.2 - Operating Ranges.....	35
Table 6.3 - DC Characteristics except USB Signals	36
Table 6.4 - DC Characteristics of USB Signals under FS/LS Mode	36
Table 6.5 - DC Characteristics of USB Signals under HS Mode	36
Table 6.6 –GL852G-60 power consumption	37
Table 6.7 - AC Characteristics of EEPROM Interface (24C02)	38
Table 8.1 - Ordering Information.....	43



CHAPTER 1 GENERAL DESCRIPTION

GL852G-60 is Genesys Logic's advanced MTT hub solutions which fully comply with Universal Serial Bus Specification Revision 2.0. GL852G-60 inherits Genesys Logic's cutting edge technology on cost and power efficient serial interface design. GL852G-60 has proven compatibility, lower power consumption figure and better cost structure above all USB2.0 hub solutions worldwide.

GL852G-60 provides multiple advantages to simplify board level design that help achieving lowest BOM (Bill of Material) for system integrator. GL852G-60 integrates both 5V to 3.3V and 3.3V to 1.8V low dropout voltage regulator into single chip, therefore no external LDO required.

GL852G-60 embeds an 8-bit RISC processor to manipulate the control/status registers and respond to the requests from USB host. Firmware of GL852G-60 will control its general purpose I/O (GPIO) to access the external EEPROM and then respond to the host the customized PID and VID configured in the external EEPROM. Default settings in the internal mask ROM is responded to the host without having external EEPROM. GL852G-60 provides better design flexibility for customers. The complicated settings such as PID, VID, and number of downstream ports settings etc. are easily achieved by programming the external EEPROM or SMBUS mode (Refer to Chapter 5).

GL852G-60 is a full function solution which supports both Individual and Gang (4 ports as a group) mode for power management (Individual mode is only available in QFN28/LQFP48 package). Downstream ports and non/removable downstream port can be configured by different ways, such as EEPROM, SMBUS or I/O strapping. For the detailed configuration methods, please refer to the following table.

Package Type	# of DS Ports	Port Configuration	Non-removable Declaration	Power Control	EEPROM
SSOP 28	4	EEPROM, SMBUS, I/O strapping	EEPROM, SMBUS	Gang	24C02
QFN 28	4	EEPROM, SMBUS, I/O strapping	EEPROM, SMBUS	Individual/Gang	24C02
LQFP 48	4	EEPROM, SMBUS, I/O strapping	EEPROM, SMBUS	Individual/Gang	24C02/93C46

*TT (transaction translator) is the main traffic control engine in an USB 2.0 hub to handle the unbalanced traffic speed between the upstream port and the downstream ports.

CHAPTER 2 FEATURES

- Compliant to USB Specification Revision 2.0
 - Upstream port supports both high-speed (HS) and full-speed (FS) traffic
 - Downstream ports support HS, FS, and low-speed (LS) traffic
 - 1 control pipe (endpoint 0, 64-byte data payload) and 1 interrupt pipe (endpoint 1, 1-byte data payload)
 - Backward compatible to *USB specification Revision 1.1*
- On-chip 8-bit micro-processor
 - RISC-like architecture
 - USB optimized instruction set
 - Performance: 6 MIPS @ 12MHz
 - With 64-byte RAM and 4K mask ROM
 - Support customized PID, VID by external EEPROM/ SMBUS/ Vendor command
 - Support downstream port configuration by external EEPROM/ SMBUS/ Vendor command
- Multiple Transaction Translator (MTT)
 - Each downstream port has individual Transaction Translator control logic
- Integrate USB 2.0 transceiver
 - Improve output drivers with slew-rate control for EMI reduction
 - Internal power-fail detection for ESD recovery
- Low BOM cost
 - Built-in 5V to 3.3V regulator
 - Built-in upstream 1.5K Ω pull high and downstream 15K Ω pull-down
 - Built-in PLL supports external 12 MHz crystal / Oscillator clock input
 - Embed serial resister for USB signals
- Low power support
 - Support Selective Suspend
 - LPM L1 option by EEPROM
- Smart power mode
 - Support both individual and gang modes of power management and over-current detection for downstream ports (Individual mode is not supported by SSOP 28 package)
 - Conform to bus power requirements
- Flexible design
 - Each of downstream ports can be enabled/disabled individually by SMBUS / EEPROM / IO Strapping without the limit of disabling in sequence.
 - Compound-device (non-removable in downstream ports) could be configured by SMBUS / EEPROM
 - Automatic switching between self-powered and bus-powered modes
- Available package
 - 28 pin SSOP (209mil)
 - 28 pin QFN (5x5mm)
 - 48 pin LQFP (7x7mm)
- Applications
 - Standalone USB hub
 - NB / Tablet / Motherboard / Docking Station
 - Gaming console
 - LCD monitor hub
 - Any compound device to support USB hub function

CHAPTER 3 PIN ASSIGNMENT

3.1 Pin-out




Figure 3.1 - GL852G-60 SSOP 28 Pin-out Diagram




Figure 3.2 - GL852G-60 QFN 28 Pin-out Diagram




Figure 3.3 - GL852G-60 LQFP 48 Pin-out Diagram

3.2 Pin List

Table 3.1 - GL852G-60 SSOP 28 Pin List

Pin#	Pin Name	Type	Pin#	Pin Name	Type	Pin#	Pin Name	Type	Pin#	Pin Name	Type
1	AVDD	P	8	DM3	B	15	GND	P	22	PWREN1# /SDA	O/B
2	DM2	B	9	DP3	B	16	DVDD	P	23	V5	P
3	DP2	B	10	AVDD	P	17	PSELF	I_5V	24	V33	P
4	RREF	A	11	DM4	B	18	PGANG	B	25	DM0	B
5	AVDD	P	12	DP4	B	19	OVCUR2# /SMD	I/B	26	DP0	B
6	X1	I	13	RESET#	I_5V	20	PWREN2#	O	27	DM1	B
7	X2	O	14	TEST/SCL	I/B	21	OVCUR1# /SMC	I_5V	28	DP1	B

Table 3.2 - GL852G-60 QFN 28 Pin List

Pin#	Pin Name	Type	Pin#	Pin Name	Type	Pin#	Pin Name	Type	Pin#	Pin Name	Type
1	DM0	B	8	RREF	A	15	DM4	B	22	PSELF	I_5V
2	DP0	B	9	AVDD	P	16	DP4	B	23	PGANG	B
3	DM1	B	10	X1	I	17	RESET#	I_5V	24	OVCUR2# /SMD	I/B
4	DP1	B	11	X2	O	18	TEST/SCL	I/B	25	OVCUR1# /SMC	I_5V
5	AVDD	P	12	DM3	B	19	OVCUR4#	I_5V	26	SDA	B
6	DM2	B	13	DP3	B	20	OVCUR3#	I_5V	27	V5	P
7	DP2	B	14	AVDD	P	21	DVDD	P	28	V33	P

Table 3.3 - GL852G-60 LQFP 48 Pin List

Pin#	Pin Name	Type	Pin#	Pin Name	Type	Pin#	Pin Name	Type	Pin#	Pin Name	Type
1	AVDD	P	13	GND	P	25	SEL48#	I	37	PSELF	I_5V
2	GND	P	14	X1	I	26	RESET#	I_5V	38	DVDD	P
3	DM0	B	15	X2	O	27	TEST/SCL	I/B	39	PGANG	B
4	DP0	B	16	AVDD	P	28	OVCUR4#	I_5V	40	OVCUR2#	I_5V
5	DM1	B	17	DM3	B	29	PWREN4#	O	41	PWREN2#	O
6	DP1	B	18	DP3	B	30	OVCUR3#	I_5V	42	OVCUR1#	I_5V
7	AVDD	P	19	AVDD	P	31	PWREN3#	O	43	PWREN1#/ SDA	O
8	GND	P	20	GND	P	32	GREEN3	O	44	SEL27#	I
9	DM2	B	21	DM4	B	33	AMBER3	O	45	GREEN1/ EE_SK	O
10	DP2	B	22	DP4	B	34	DVDD	P	46	AMBER1/ EE_CS	O
11	RREF	A	23	GREEN4	O	35	GREEN2/ EE_DO	O	47	V5	I/P
12	AVDD	P	24	AMBER4	O	36	AMBER2/ EE_DI	O	48	V33	O/P

Table 3.4 - Pin Descriptions

USB Interface					
Pin Name	GL852G-60			I/O Type	Description
	SSOP 28 Pin	QFN 28 Pin	LQFP 48 Pin		
DM0,DP0	25,26	1,2	3,4	B	USB signals for USPORT
DM1,DP1	27,28	3,4	5,6	B	USB signals for DSPORT1
DM2,DP2	2,3	6,7	9,10	B	USB signals for DSPORT2
DM3,DP3	8,9	12,13	17,18	B	USB signals for DSPORT3
DM4,DP4	11,12	15,16	21,22	B	USB signals for DSPORT4
RREF	4	8	11	A	A 680Ω resistor must be connected between RREF and analog ground (AGND)

Note: USB signals must be carefully handled in PCB routing. For detailed information, please refer to **USB 2.0 Hub Design Guide**.

Hub Interface					
Pin Name	GL852G-60			I/O Type	Description
	SSOP 28 Pin	QFN 28 Pin	LQFP 48 Pin		
OVCUR1~4#	21,19	25,24, 20,19	42,40, 30,28	I _{5V}	Active low. Over current indicator for DSPORT1~4. *Over current flag is on when OVCUR= low over 3ms. OVCUR1# is the only over current flag for GANG mode. *In reset state : OVCUR1# will be SMC; OVCUR2# will be SMD Pull high OVCUR_N to enable port N; pull down to disable port N; floating to set port N as non-removable port
PWREN1~4#	22,20	-	43,41, 31,29	O	Active low. Power enable output for DSPORT1~4 PWREN1# is the only power-enable output for GANG mode
GREEN1~4	-	-	45,35, 32,23	1,3,4: O 2: B (pd)	Green LED indicator for DSPORT1~4 *GREEN[1~2] are also used to access the external EEPROM For detailed information, please refer to Chapter 5.
AMBER1~4	-	-	46,36, 33,24	O (pd)	Amber LED indicator for DSPORT1~4 *Amber [1~2] are also used to access the external EEPROM
PSELF	17	22	37	I _{5V}	0: GL852G-60 is bus-powered 1: GL852G-60 is self-powered

PGANG	18	23	39	B	This pin is default put in input mode after power-on reset. Individual/gang mode is strapped during this period. After the strapping period, this pin will be set to output mode, and then output high for normal mode. When GL852G-60 is suspended, this pin will output low. *For detailed explanation, please see Chapter 5 Gang input:1, output: 0@normal, 1@suspend Individual input:0, output: 1@normal, 0@suspend *Note: Individual mode is only supported on QFN28 and LQFP48 packages.
-------	----	----	----	---	---

Clock and Reset Interface					
Pin Name	GL852G-60			I/O Type	Description
	SSOP 28 Pin	QFN 28 Pin	LQFP 48 Pin		
X1	6	10	14	I	12MHz crystal clock input
X2	7	11	15	O	12MHz crystal clock output
RESET#	13	17	26	I_5V	Active low. External reset input, default pull high 10KΩ When RESET# = low, whole chip is reset to the initial state
SEL48#/ SEL27#	-	-	25,44	I	SEL48#/SEL27#: 0 1: 48MHz OSC-in 1 0: 27MHz OSC-in 1 1: 12MHz X'tal/OSC-in

System Interface					
Pin Name	GL852G-60			I/O Type	Description
	SSOP 28 Pin	QFN 28 Pin	LQFP 48 Pin		
TEST/SCL	14	18	27	I/B	TEST: 0: Normal operation. 1: Chip will be put in test mode. I2C: clock output pin
SDA	22	26	43	B	I2C: data pin

Power / Ground					
Pin Name	GL852G-60			I/O Type	Description
	SSOP 28 Pin	QFN 28 Pin	LQFP 48 Pin		
AVDD	1,5,10	5,9,14	1,7,12, 16,19	P	3.3V analog power input for analog circuits
DVDD	16	21	34,38	P	3.3V digital power input for digital circuits Pin 16 has to be provided with 3.3V.
GND	15	Bottom Ground Pad	2,8, 13,20	P	Ground Exposed pad is connected to GND
V5	23	27	47	P	5V Power input. This pin should be provided 3.3V while using external regulator
V33	24	28	48	P	5V-to-3.3V regulator Vout & 3.3V input (SSOP28/QFN28) 5V-to-3.3V regulator Vout (LQFP48)

Note: Analog circuits are quite sensitive to power and ground noise. PCB layout must takes care the power routing and the ground plane. For detailed information, please refer to **USB 2.0 Hub Design Guide**.

Notation:

Type	O	Output
	I	Input
	I_5V	5V tolerant input
	B	Bi-directional
	B/I	Bi-directional, default input
	B/O	Bi-directional, default output
	P	Power / Ground
	A	Analog
	SO	Automatic output low when suspend
	pu	Internal pull high
	pd	Internal pull down
	odpu	Open drain with internal pull high

CHAPTER 4 BLOCK DIAGRAM




Figure 4.1 - GL852G-60 Block Diagram

CHAPTER 5 FUNCTION DESCRIPTION

5.1 General Description

5.1.1 USPORT Transceiver

USPORT (upstream port) transceiver is the analog circuit that supports both full-speed and high-speed electrical characteristics defined in chapter 7 of *USB specification Revision 2.0*. USPORT transceiver will operate in full-speed electrical signaling when GL852G-60 is plugged into a 1.1 host/hub. USPORT transceiver will operate in high-speed electrical signaling when GL852G-60 is plugged into a 2.0 host/hub.

5.1.2 PLL (Phase Lock Loop)

GL852G-60 contains a 40x PLL. PLL generates the clock sources for the whole chip. The generated clocks are proven quite accurate that help in generating high speed signal without jitter.

5.1.3 FRTIMER

This module implements hub (micro) frame timer. The (micro) frame timer is derived from the hub's local clock and is synchronized to the host (micro) frame period by the host generated Start of (micro) frame (SOF). FRTIMER keeps tracking the host's SOF such that GL852G-60 is always safely synchronized to the host. The functionality of FRTIMER is described in section 11.2 of *USB Specification Revision 2.0*.

5.1.4 μ C

μ C is the micro-processor unit of GL852G-60. It is an 8-bit RISC processor with 4K ROM and 64 bytes RAM. It operates at 6MIPS of 12MHz clock to decode the USB command issued from host and then prepares the data to respond to the host. In addition, μ C can handle GPIO (general purpose I/O) settings and reading content of EEPROM to support high flexibility for customers of different configurations of hub. These configurations include self/bus power mode setting, individual/gang mode setting, downstream port setting, device removable/non-removable setting, port electrical tuning and PID/VID setting.

5.1.5 UTMI (USB 2.0 Transceiver Microcell Interface)

UTMI handles the low level USB protocol and signaling. It's designed based on the Intel's UTMI specification 1.01. The major functions of UTMI logic are to handle the data and clock recovery, NRZI encoding/decoding, Bit stuffing /de-stuffing, supporting USB 2.0 test modes, and serial/parallel conversion.

5.1.6 USPORT Logic

USPORT implements the upstream port logic defined in section 11.6 of USB specification Revision 2.0. It mainly manipulates traffics in the upstream direction. The main functions include the state machines of Receiver and Transmitter, interfaces between UTMI and SIE, and traffic control to/from the REPEATER and TT.

5.1.7 SIE (Serial Interface Engine)

SIE handles the USB protocol defined in chapter 8 of USB specification Revision 2.0. It co-works with Mc to play the role of the hub kernel. The main functions of SIE include the state machine of USB protocol flow, CRC check, PID error check, and timeout check. Unlike USB 1.1, bit stuffing/de-stuffing is implemented in UTMI, not in SIE.

5.1.8 Control/Status Register

Control/Status register is the interface register between hardware and firmware. This register contains the information necessary to control endpoint0 and endpoint1 pipes. Through the firmware based architecture, GL852G-60 possesses higher flexibility to control the USB protocol easily and correctly.

5.1.9 REPEATER

Repeater logic implements the control logic defined in section 11.4 and section 11.7 of *USB specification Revision 2.0*. REPEATER controls the traffic flow when upstream port and downstream port are signaling in the same speed. In addition, REPEATER will generate internal resume signal whenever a wakeup event is issued under the situation that hub is globally suspended.

5.1.10 TT (Transaction Translator)

TT implements the control logic defined in section 11.14 ~ 11.22 of *USB specification Revision 2.0*. TT basically handles the unbalanced traffic speed between the USPORT (operating in HS) and DSPORTS (operating in FS/LS) of hub. GL852G adopts multiple TT architecture to provide the most performance effective solution. Multiple TT provides control logics for each downstream port respectively.

5.1.11 REPEATER/TT Routing Logic

REPEATER and TT are the major traffic control machines in the USB 2.0 hub. Under situation that USPORT and DSPORT are signaling in the same speed, REPEATER/TT routing logic switches the traffic channel to the REPEATER. Under situation that USPORT is in the high speed signaling and DSPORT is in the full/low speed signaling, REPEATER/TT routing logic switches the traffic channel to the TT.

5.1.11.1 Connected to USB 1.1 Host/Hub

If an USB 2.0 hub is connected to the downstream port of an USB 1.1 host/hub, it will operate in USB 1.1 mode. For an USB 1.1 hub, both upstream direction traffic and downstream direction traffic are passing through REPEATER. That is, the REPEATER/TT routing logic will route the traffic channel to the REPEATER.




Figure 5.1 - Operating in USB 1.1 Scheme

5.1.11.2 Connected to USB 2.0 Host/Hub

If an USB 2.0 hub is connected to an USB 2.0 host/hub, it will operate in USB 2.0 mode. The upstream port signaling is in high speed with bandwidth of 480 Mbps under this environment. The traffic channel will then be routed to the REPEATER when the device connected to the downstream port is signaling also in high speed. On the other hand, the traffic channel will then be routed to TT when the device connected to the downstream port is signaling in full/low speed.




Figure 5.2 - Operating in USB 2.0 Scheme

DSPORT (downstream port) logic implements the control logic defined in section 11.5 of *USB specification Revision 2.0*. It mainly manipulates the state machine, the connection/disconnection detection, over current detection and power enable control, and the status LED control of the downstream port. Besides, it also output the control signals to the DSPORT transceiver.


5.1.13 DSPORT Transceiver

DSPORT transceiver is the analog circuit that supports high-speed, full-speed, and low-speed electrical characteristics defined in chapter 7 of *USB specification Revision 2.0*. In addition, each DSPORT transceiver accurately controls its own squelch level to detect the detachment and attachment of devices.

5.2 Configuration and I/O Settings

5.2.1 RESET Setting

GL852G-60's power on reset can either be triggered by external reset or internal power good reset circuit. The external reset pin, RESET#, is connected to upstream port Vbus (5V) to sense the USB plug / unplug or 5V voltage drop. The reset trigger voltage can be set by adjusting the value of resistor R1 and R2 (Suggested value refers to schematics) GL852G-60's internal reset is designed to monitor silicon's internal core power (3.3V) and initiate reset when unstable power event occurs. The power on sequence will start after the power good voltage has been met, and the reset will be released after approximately 110~210 μ s after power good.



GL852G-60 internally contains a power on reset circuit as depicted in the picture above.

Figure 5.3 - Power on Reset Diagram




Figure 5.4 - Power on Sequence of GL852G-60

Table 5.1 - Reset Timing

Symbol	Parameter	Min.	Max.	Unit
T _{PG}	VDD power up to internal reset (power good) assert	110	210	μs
T ₁	VDD power up to external reset (RESET#) assert	220	-	μs
T ₂	RESET assert to respond USB command ready	70	-	ms

To fully control the reset process of GL852G-60, we suggest the reset time applied in the external reset circuit should longer than that of the internal reset circuit.

5.2.2 PGANG/SUSPND Setting

To save pin count, GL852G-60 uses the same pin to decide individual/gang mode as well as to output the suspend flag. The individual/gang mode is decided within 20μs after power on reset. Then, about 50ms later, this pin is changed to output mode. GL852G-60 outputs the suspend flag once it is globally suspended. For individual mode, a pull low resistor greater than 100KΩ should be placed. For gang mode, a pull high resistor greater than 100KΩ should be placed. In figure 5.5, we also depict the suspend LED indicator schematics. It should be noticed that the polarity of LED must be followed, otherwise the suspend current will be over spec limitation (2.5mA).




Figure 5.5 - Timing of PGANG/SUSPEND Strapping




Figure 5.6 - Individual/GANG Mode Setting

5.2.3 SELF/BUS Power Setting

GL852G-60 can operate under bus power and conform to the power consumption limitation completely (suspend current < 2.5 mA, normal operation current < 100 mA). By setting PSELF, GL852G-60 can be configured as a bus-power or a self-power hub.




Figure 5.7 - SELF/BUS Power Setting

5.2.4 EEPROM Setting

GL852G-60 replies to host commands by default settings in the internal ROM. GL852G-60 also offers the ability to reply to host according to the settings in the external EEPROM (24C02). Please refer to **GL852G-60 Hub AP Note_EEPROM Info** document for the detailed setting information.

Please note that EEPROM and power switch cannot be used at the same time because PWREN1# and SDA are shared pins.

5.2.5 Port Configuration

Downstream port can be configured (disabled) in following three ways:

1. I/O Strapping:

When OVCUR# pin of a downstream port is pulled or tied low to GND, the downstream port is disabled. Then, GL852G-60 will automatically rearrange logical port number and port order according to strapping results. Allowable port number configuration of GL852G-60 is shown in the following table.

Table 5.2 - Port Configuration

Physical Port Position		Port 1	Port 2	Port 3	Port 4
Logical Downstream Port Number	4 Ports Case	1	2	3	4
	3 Ports Case	1	2	3	Disabled
		1	2	Disabled	3
		1	Disabled	2	3
		Disabled	1	2	3
	2 Ports Case	1	2	Disabled	Disabled
		1	Disabled	2	Disabled
		1	Disabled	Disabled	2
		Disabled	1	2	Disabled
		Disabled	1	Disabled	2
		Disabled	Disabled	1	2
	1 Port Case	1	Disabled	Disabled	Disabled
		Disabled	1	Disabled	Disabled
		Disabled	Disabled	1	Disabled
		Disabled	Disabled	Disabled	1
	0 Port Case (Illegal Case)	1	2	3	4

For SSOP28 package, there is no pin-out for OVCUR3# and OVCUR4# which are always floating internally, so physical downstream port 3 and 4 are always not disabled by I/O Strapping. And more, in order to keep over current detection function, SSOP28 package cannot disable physical port 1 & 2 at the same time in gang mode.

2. SMBUS (Refer to Chapter 5.2.8)
3. EEPROM (Refer to Chapter 5.2.4)

5.2.6 Non-removable Port Configuration

Non-removable configuration of downstream port can be configured in following ways:

1. Pin-strapping, if OVCUR pin is floating, the port is set as non-removable.
2. SMBUS (Refer to Chapter 5.2.8)
3. EEPROM (Refer to Chapter 5.2.4)

5.2.7 Power Switch Enable Polarity (Not Available for 28-pin Package)

Both low and high-active power switches are supported and can be set via the state of pin AMBER2, which is shown in the following table.

Table 5.3 - Power Switch Polarity Setting

AMBER2	Power Switch Enable Polarity
0	Low-active
1	High-active

5.2.8 Reference Clock Configuration (Only Available for LQFP48 Package)

GL852G-60 can support optional 24/27/48MHz clock source, which is selectable through GPIO configurations. For some on-board design that 24/27/48MHz clock source is available, such as motherboard or Monitor built-in applications, system integrator can leverage this feature to further reduce BOM cost by removing external crystal.

Table 5.4 - Reference Clock Configuration

SEL48	SEL27	Clock Source
0	1	48MHz OSC-in
1	0	27MHz OSC-in
0	0	24MHz OSC-in
1	1	12MHz X'tal/OSC-in

5.2.9 SMBUS Mode (SMBUS Slave Address=0x2C)

GL852G-60 enters SMBUS mode since Power-On occurs, and RESET# pin is asserted as well. After that, GL852G-60 will define OVCUR1# as SMC and OVCUR2# as SMD. GL852G-60 will exit the SMBUS mode since the RESET# pin is de-asserted. The more complicated settings such as PID, VID, power saving, port number, port non/removable, and downstream port electrical tuning can be configured by SMBUS.




Figure 5.8 - SMBus Timing Diagram

5.2.9.1 Internal Register Set

Table 5.5 - Internal Register Set

Address	Mnemonic	Register Description
00h	VIDL	Vendor ID LSB
01h	VIDH	Vendor ID MSB
02h	PIDL	Product ID LSB
03h	PIDH	Product ID MSB
04h	ELECTRICAL1	Upstream and Logical Downstream port electrical tuning option
05h	CONFIG	Hub non-removable configuration
07h	ELECTRICAL2	Logical Downstream port 1 & 2 electrical tuning option
08h	ELECTRICAL3	Logical Downstream port 3 & 4 electrical tuning option
2Bh	DP12_PORT	Physical Downstream port 1 & 2 enable/disable option
2Ch	DP34_PORT	Physical Downstream port 3 & 4 enable/disable option

5.2.9.1.1 VIDL – Vendor ID LSB

- Address: 00h
- Default value: E3h

Bit	Description
7:0	VID[7:0] , least significant byte of the Vendor ID

5.2.9.1.2 VIDH – Vendor ID MSB

- Address: 01h
- Default value: 05h

Bit	Description
7:0	VID[15:8] , most significant byte of the Vendor ID

5.2.9.1.3 PIDL – Product ID LSB

- Address: 02h
- Default value: 10h

Bit	Description
7:0	PID[7:0] , least significant byte of the Product ID

5.2.9.1.4 PIDH – Product ID MSB

- Address: 03h
- Default value: 06h

Bit	Description
7:0	PID[15:8] , most significant byte of the Product ID

5.2.9.1.5 ELECTRICAL – Upstream and Logical Downstream Port Electrical Tuning Option

- Address: 04h

- Default value: 40h

Bit	Description
7:5	Upstream port high speed transmitter JK level control Default value: 3'b010
4:0	Upstream port and Logical Downstream port 1 ~ 4 high speed transmitter slew rate control '0' – normal '1' – improved Bit0: control logical downstream port 1 Bit1: control logical downstream port 2 Bit2: control logical downstream port 3 Bit3: control logical downstream port 4 Bit4: control upstream port

5.2.9.1.6 CONFIG – Hub non-removable Configuration

- Address: 05h

- Default value: 00h

Bit	Description
7:4	Reserved
3:0	Physical Downstream Port non-removable configuration '0' – Removable '1' – Non-removable Bit0: control physical downstream port 1 Bit1: control physical downstream port 2 Bit2: control physical downstream port 3 Bit3: control physical downstream port 4

5.2.9.1.7 ELECTRICAL2 –Logical Downstream Port 1 & 2 Electrical Tuning Option

- Address: 07h

- Default value: 44h

Bit	Description
7:5	Logical Downstream port 2 high speed transmitter JK level control Default value: 3'b010
4	Reserved
3:1	Logical Downstream port 1 high speed transmitter JK level control Default value: 3'b010
0	Reserved

5.2.9.1.8 ELECTRICAL3 –Logical Downstream Port 3 & 4 Electrical Tuning Option

- Address: 08h

- Default value: 44h

Bit	Description
7:5	Downstream port 4 high speed transmitter JK level control Default value: 3'b010
4	Reserved
3:1	Downstream port 3 high speed transmitter JK level control Default value: 3'b010
0	Reserved

5.2.9.1.9 DP12_PORT – Physical Downstream Port 1 & 2 enable/disable Option

- Address: 2Bh

- Default value: A9h

Bit	Description
7	Physical Downstream port 2 enable/disable option '1' – Enable '0' – Disable
6:4	Reserved
3	Physical Downstream port 1 enable/disable option '1' – Enable '0' – Disable
2:0	Reserved

5.2.9.1.10 DP34_PORT – Physical Downstream Port 3 & 4 enable/disable Option

- Address: 2Ch

- Default value: CBh

Bit	Description
7	Physical Downstream port 4 enable/disable option '1' – Enable '0' – Disable
6:4	Reserved
3	Physical Downstream port 3 enable/disable option '1' – Enable '0' – Disable
2:0	Reserved

5.2.9.2 SMBus Protocol

Fig. 5.9 shows the SMBus topology. The VDD power is 3.3V +/- 10% and the pull high resistor is 1K Ω . Both SMBCLK and SMBDAT lines are bi-directional, connected to 3.3V supply voltage through a pull high resistor. The operating frequency is 10~100 KHz.




Figure 5.9 - SMBus Topology

SMBus uses fixed voltage levels to define the logic “ZERO” and logic “ONE” on the bus respectively. The data on SMBDAT must be stable during the “HIGH” period of the clock. Data can change state only when SMBCLK is low. Fig. 5.10 illustrates the relationships.




Figure 5.10 - Data Validity

Two unique bus situations define the messages of START and STOP conditions.

1. START condition: A HIGH to LOW transition of the SMBDAT line while SMBCLK is HIGH
2. STOP condition: A LOW to HIGH transition of the SMBDAT line while SMBCLK is HIGH




Figure 5.11 - START and STOP Condition

Every byte consists of 8 bits. Each byte transferred on the bus must be followed by an acknowledge bit. Bytes are transferred with the most significant bit (MSB) first. Fig. 5.12 illustrates the positioning of acknowledge (ACK) and not acknowledge (NACK) pulses relative to other data.





Figure 5.12 - ACK and NACK Signaling of SMBus

There is an element key for the SMBus protocol diagrams below.



S Start Condition

Sr Repeated Start Condition

Rd Read (bit value of 1)

Wr Write (bit value of 0)

x Shown under a field indicates that that field is required to have the value of 'x'

A Acknowledge (this bit position may be 0' for an ACK or '1' for a NACK)

P Stop Condition



Master-to-Slave



Slave-to-Master

Figure 5.13 - SMBus Packet Protocol Diagram Element Key

Fig 5.14 shows a Write Byte Protocol. The first byte of a Write Byte access is the command code and next byte is the data to be written. In this example the master asserts slave address followed by the write bit. The slave acknowledges and the master delivers the command code. The slave acknowledges again before the master sends the data byte. The slave acknowledges the data byte, and the entire transaction is finished with a STOP condition.




Figure 5.14 - Write Byte Protocol

Reading data is slightly more complicated than writing data. Firstly, the host has to write a command to slave, and the host must follow that command with a repeated START condition to denote a read from slave address. And the slave then returns one byte of data.

Please note there is no STOP condition before the repeated START condition, and a NACK signifies the end of the read transfer.




Figure 5.15 - Read Byte Protocol

5.2.10 Vendor command

GL852G-60 also supports very port electrical tuning through vendor command. The typical vendor command format is shown as below. Please refer to the sections below for more detailed information.

bmRequestType	bRequest	wValue	wIndex	wLength
01000000B (40H)	E3H	Command selector	Configuration Data	0000H

5.2.10.1 Upstream Port Electrical Tuning

bmRequestType	bRequest	wValue	wIndex	wLength
01000000B (40H)	E3H	0001H	Upstream port ELECTRICAL	0000H

Upstream port ELECTRICAL---

BIT[0:3] are the bitwise control for downstream port Slew Rate tuning, 0 – normal and 1 – Enhance. Bit 3 means port 4 and bit 0 means port 1.

BIT[4] are the bitwise control for upstream port Slew Rate tuning, 0 – normal and 1 – Enhance.

BIT[5:7] are the bitwise control for upstream port JK level tuning, 010 – Default. Range from 000H to 111H.

5.2.10.2 Update Descriptors

bmRequestType	bRequest	wValue	wIndex	wLength
01000000B (40H)	E3H	0002H	0000H	0000H

After receiving the command, the upstream port of GL852G-60 will be reconnected to do the re-enumeration process and report new configuration setting to Host.

5.2.10.3 Downstream Port 1 and Downstream Port 2 JK level Tuning

bmRequestType	bRequest	wValue	wIndex		wLength
01000000B (40H)	E3H	0008H	Downstream port 1 JK level	Downstream port 2 JK level	0000H

Downstream port JK level ---

BIT[0:2] are the bitwise control for downstream port JK level tuning, 010 – Default. Range from 000H to 111H.

After receiving the command, GL852G-60 will modify the setting of downstream port JK level.

5.2.10.4 Downstream Port 3 and Downstream Port 4 JK level Tuning

bmRequestType	bRequest	wValue	wIndex		wLength
01000000B (40H)	E3H	0010H	Downstream port 3 JK level	Downstream port 4 JK level	0000H

Down port JK level ---

BIT[0:2] are the bitwise control for downstream port JK level tuning, 010 – Default. Range from 000H to 111H.

After receiving the command, GL852G-60 will modify the setting of downstream port JK level.

CHAPTER 6 ELECTRICAL CHARACTERISTICS

6.1 Maximum Ratings

Table 6.1 - Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
V ₅	5V Power Supply	-0.5	+6.0	V
V _{DD}	3.3V Power Supply	-0.5	+3.6	V
V _{IN}	Input Voltage for digital I/O pins	-0.5	+3.6	V
V _{INOD}	Open-drain input pins(Ovcur1~4#,Pself,Reset)	-0.5	+5.5	V
V _{INUSB}	Input Voltage for USB signal (DP, DM) pins	-0.5	+3.6	V
T _S	Storage Temperature under bias	-55	+100	°C
F _{OSC}	Frequency	12 MHz ± 0.05%		

6.2 Operating Ranges

Table 6.2 - Operating Ranges

Symbol	Parameter	Min.	Typ.	Max.	Unit
V ₅	5V Power Supply	4.5	5.0	5.5	V
V _{DD}	3.3V Power Supply	3.0	3.3	3.6	V
V _{IN}	Input Voltage for digital I/O pins	-0.5	-	3.6	V
V _{INOD}	Open-drain input pins(Ovcur1~4#,Pself,Reset)	-0.5	-	5.0	V
V _{INUSB}	Input Voltage for USB signal (DP, DM) pins	0.5	-	3.6	V
T _A	Ambient Temperature	0	-	85	°C
T _J	Absolute maximum junction temperature	0	-	125	°C
θ_{JA}	Thermal Characteristics 28 SSOP	-	65.65	-	°C/W
	Thermal Characteristics 28 QFN	-	38.9	-	°C/W

6.3 DC Characteristics

Table 6.3 - DC Characteristics except USB Signals

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{IL}	LOW level input voltage	-	-	0.8	V
V _{IH}	HIGH level input voltage	2.0	-	-	V
V _{TLH}	LOW to HIGH threshold voltage	1.48	1.55	1.6	V
V _{THL}	HIGH to LOW threshold voltage	1.13	1.21	1.27	V
V _{OL}	LOW level output voltage when I _{OL} =8mA	-	-	0.4	V
V _{OH}	HIGH level output voltage when I _{OH} =8mA	2.4	-	-	V
R _{UP_OVCUR#}	OVCUR# pin internal pull high resister	440	890	2000	KΩ
R _{DN_GRE_AMB}	GREEN/AMBER pin internal pull down resister	440	890	2000	KΩ
R _{DN_TEST}	TEST pin internal pull down resister	33	51	102	KΩ
R _{UP_PSELF}	PSELF pin internal pull high resister	148	222	359	KΩ

Table 6.4 - DC Characteristics of USB Signals under FS/LS Mode

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{OL}	DP/DM FS static output LOW(R _L of 1.5K to 3.6V)	0	-	0.3	V
V _{OH}	DP/DM FS static output HIGH (R _L of 15K to GND)	2.8	-	3.6	V
V _{DI}	Differential input sensitivity	0.2	-	-	V
V _{CM}	Differential common mode range	0.8	-	2.5	V
V _{SE}	Single-ended receiver threshold	0.2	-	-	V
C _{IN}	Transceiver capacitance	-	-	20	pf
I _{LO}	Hi-Z state data line leakage	-10	-	+10	μA
Z _{DRV}	Driver output resistance	28	-	44	Ω

Table 6.5 - DC Characteristics of USB Signals under HS Mode

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{OL}	DP/DM HS static output LOW(R _L of 1.5K to 3.6V)	-	-	0.1	V
C _{IN}	Transceiver capacitance	4	4.5	5	pf
I _{LO}	Hi-Z state data line leakage	-5	0	+5	μA
Z _{DRV}	Driver output resistance for USB 2.0 HS	42	45	48	Ω

6.4 Power Consumption

Table 6.6 –GL852G-60 power consumption


Symbol	Condition			Current	Unit
	Active ports	Host	Device		
I_{SUSP}	Suspend			433	uA
I_{CC}	4	H* ¹	H	62.13	mA
	3	H	H	57.15	mA
	2	H	H	52.14	mA
	1	H	H	47.12	mA
	Upstream Port Configured	H	N/A	42.11	mA

*1: H: High-Speed


Note:

Test result was measured by 5V input (it will be lower by 3.3V input), and represents silicon level operating current, without considering additional power consumption contributed by external over-current protection circuit such as power switch or polyfuse.

6.5 EEPROM Interface



Bus Timing



Write Cycle Timing

Table 6.7 - AC Characteristics of EEPROM Interface (24C02)

Symbol	Parameter	Test Conditions	1.8V-5.5V		2.5V-5.5V		Unit
			Min.	Max.	Min.	Max.	
f_{SCL}	SCL Clock Frequency		0	100	0	400	KHz
T	Noise Suppression Time ⁽¹⁾		—	100	—	50	ns
t_{LOW}	Clock LOW Period		4.7	—	1.2	—	μ s
t_{HIGH}	Clock HIGH Period		4	—	0.6	—	μ s
t_{BUF}	Bus Free Time Before New Transmission ⁽¹⁾		4.7	—	1.2	—	μ s
$t_{SU:STA}$	Start Condition Setup Time		4.7	—	0.6	—	μ s
$t_{SU:STO}$	Stop Condition Setup Time		4.7	—	0.6	—	μ s
$t_{HD:STA}$	Start Condition Hold Time		4	—	0.6	—	μ s
$t_{HD:STO}$	Stop Condition Hold Time		4	—	0.6	—	μ s
$t_{SU:DAT}$	Data In Setup Time		200	—	100	—	ns
$t_{HD:DAT}$	Data In Hold Time		0	—	0	—	ns
t_{DH}	Data Out Hold Time	SCL LOW to SDA Data Out Change	100	—	50	—	ns
t_{AA}	Clock to Output	SCL LOW to SDA Data Out Valid	0.1	4.5	0.1	0.9	μ s
t_r	SCL and SDA Rise Time ⁽¹⁾		—	1000	—	300	ns
t_f	SCL and SDA Fall Time ⁽¹⁾		—	300	—	300	ns
t_{WR}	Write Cycle Time		—	10	—	5	ms

Note:

1. This parameter is characterized but not 100% tested.

6.6 On-Chip Power Regulator

GL852G-60 requires 3.3V source power for normal operation of internal core logic and USB physical layer (PHY). The integrated low-drop power regulator converts 5V power input from USB cable (Vbus) to 3.3V voltage for silicon power source. The 3.3V power output is guaranteed by an internal voltage reference circuit to prevent unstable 5V power compromise USB data integrity. The regulator's maximum current loading is 200mA, which provides enough tolerance for normal GL852G-60 operation (below 100mA).

On-chip Power Regulator Features:

- 5V to 3.3V low-drop power regulator
- 200mA maximum output driving capability
- Provide stable 3.3V output when $V_{in} = 4.4V \sim 5.5V$
- Max. suspend current: 266uA; typical suspend current 187uA




Figure 6.1 - $V_{in}(V5)$ vs $V_{out}(V33)$ *

*Note: Measured environment: Ambient temperature = 25°C / Current Loading = 200mA

CHAPTER 7 PACKAGE DIMENSION





Figure 7.1 - GL852G-60 28 Pin SSOP Package



SYMBOL	DIMENSION MM (MIL)		
	MIN.	NOM.	MAX.
A	0.70 (27.6)	0.75 (29.5)	0.80 (31.5)
A1	---	0.02 (0.8)	0.05 (2.0)
A3	0.203 (8.0) REF		
b	0.18 (7.1)	0.25 (9.8)	0.30 (11.8)
D	5.00 (196.9) BSC		
D2	3.40 (133.9)	3.55 (139.8)	3.70 (145.7)
E	5.00 (196.9) BSC		
E2	3.40 (133.9)	3.55 (139.8)	3.70 (145.7)
e	0.50 (19.7) BSC		
L	0.30 (11.8)	0.40 (15.7)	0.50 (19.7)

NOTE: 1. REFER TO JEDEC STD. MO-220
2. ALL DIMENSIONS IN MILLIMETERS.





Figure 7.2 - GL852G-60 28 Pin QFN Package




Figure 7.3 - GL852G-60 48 Pin LQFP Package

CHAPTER 8 ORDERING INFORMATION

Table 8.1 - Ordering Information

Part Number	Package	Package Type	Version	Status
GL852G-HHY60	SSOP 28	Green Package	60	Available
GL852G-OHY60	QFN 28	Green Package	60	Available
GL852G-MNY60	LQFP48	Green Package	60	Available

Note: The marking of "OHY" will not be shown on the IC due to QFN 28 package size limitation.