


Description:

This P-Channel MOSFET uses advanced trench technology and design to provide excellent $R_{DS(on)}$ with low gate charge.

It can be used in a wide variety of applications.

Features:

- 1) $V_{DS}=-20V, I_D=-8A, R_{DS(ON)}<20m\Omega @V_{GS}=-4.5V$ (Typ: $15m\Omega$)
- 2) Low gate charge.
- 3) Green device available.
- 4) Advanced high cell density trench technology for ultra low $R_{DS(ON)}$.
- 5) Excellent package for good heat dissipation.
- 6) MSL3



Package Marking and Ordering Information:

Part NO.	Marking	Package	Packing
DOW8P02	8P02	SOT-89	1000 pcs/Reel

Absolute Maximum Ratings: ($T_A=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Ratings	Units
V_{DS}	Drain-Source Voltage	-20	V
V_{GS}	Gate-Source Voltage	± 12	V
I_D	Continuous Drain Current ¹	-8	A
	Continuous Drain Current- $T_A=100^\circ C$ ¹	-5.6	
I_{DM}	Pulsed Drain Current ²	-32	
P_D	Power Dissipation	1.8	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55-+150	$^\circ C$

Thermal Characteristics:

Symbol	Parameter	Max	Units
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	69	$^\circ C/W$

Electrical Characteristics: ($T_A=25^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Off Characteristics						
BV _{DSS}	Drain-Sourtce Breakdown Voltage	V _{GS} =0V, I _D =250 μ A	-20	---	---	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{GS} =0V, V _{DS} =-20V	---	---	-1	μ A
I _{GSS}	Gate-Source Leakage Current	V _{GS} =± 12V, V _{DS} =0A	---	---	± 100	nA
On Characteristics						
V _{GS(th)}	Gate-Source Threshold Voltage	V _{GS} =V _{DS} , I _D =250 μ A	-0.4	-0.7	-1	V
R _{DS(ON)}	Drain-Source On Resistance ³	V _{GS} =-4.5V, I _D =-5A	---	15	20	m Ω
		V _{GS} =-2.5V, I _D =-4A	---	22	28	m Ω
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =-10V, V _{GS} =0V, f=1MHz	---	1199	---	pF
C _{oss}	Output Capacitance		---	190	--	
C _{rss}	Reverse Transfer Capacitance		---	167	---	
Switching Characteristics						
t _{d(on)}	Turn-On Delay Time	V _{DS} =-10V, I _D =-5A, R _{ENG} =10 Ω ,V _{GS} =-4.5V	---	10	---	ns
t _r	Rise Time		---	34	---	ns
t _{d(off)}	Turn-Off Delay Time		---	29	---	ns
t _f	Fall Time		---	9	---	ns
Q _g	Total Gate Charge	V _{GS} =-4.5V, V _{DS} =-10V, I _D =-5A	---	33.6	---	nC
Q _{gs}	Gate-Source Charge		---	3.4	---	nC
Q _{gd}	Gate-Drain “Miller” Charge		---	10.4	---	nC
Drain-Source Diode Characteristics						
V _{SD}	Diode Forward Voltage	V _{GS} =0V, I _{SD} =-5A	---	---	-1.2	V
I _S	Continuous Drain Curren	VD=VG=0V	---	---	-8	A
I _{SM}	Pulsed Drain Current		---	---	-32	A

Notes:

1. Computed continuous current assumes the condition of $T_{j,Max}$ while the actual continuous current depends on the thermal & electro-mechanical application board design
2. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 0.5\%$

Typical Characteristics: ($T_A=25^\circ C$ unless otherwise noted)




Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Capacitance Characteristics




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature






Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case

SOT-89 Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.400	1.600	0.055	0.063
b	0.320	0.520	0.013	0.020
b1	0.400	0.580	0.016	0.023
c	0.350	0.440	0.014	0.017
D	4.400	4.600	0.173	0.181
D1	1.550REF		0.061REF	
E	2.300	2.600	0.091	0.102
E1	3.940	4.250	0.155	0.167
e	1.500TYP		0.060TYP	
e1	3.000TYP		0.118TYP	
L	0.900	1.200	0.035	0.047

SOT-89 Suggested Pad Layout




Note:

1. Controlling dimension: in millimeters
2. General tolerance: $\pm 0.05\text{mm}$
3. The pad layout is for reference purposes only


UNIT: mm

Tape & Reel Information

Dimensions in mm



W	12.00 ± 0.10	T	0.22 ± 0.02	D1	1.60 ± 0.10	MM
E	1.75 ± 0.10	F	5.50 ± 0.10	D0	1.60 ± 0.10	PC+PS
PO	4.00 ± 0.10	P1	8.00 ± 0.10	P2	2.00 ± 0.10	SOT89
A0	4.90 ± 0.10	B0	4.50 ± 0.10	K0	1.75 ± 0.10	



Pulling direction →

Marking Information:


①. Part NO.

②. Date Code(YWWG / R)

Y : Year Code , last digit of the year

WW : Week Code(01-53)

G/R : G(Green) /R(Lead Free)



Previous Version

Version	Date	Subjects (major changes since last revision)
1.0	2025-05-10	Release of final version

Attention :

- Information furnished in this document is believed to be accurate and reliable. However, Shenzhen Doingter Semiconductor Co.,Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.
 - Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Shenzhen Doingter complies with the agreement. Products and information provided in this document have no infringement of patents.
 - Shenzhen Doingter assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information. This document supersedes and replaces all information previously supplied.
-  Is a registered trademark of Shenzhen Doingter Semiconductor Co., Ltd. Copyright © 2013 Shenzhen Doingter Semiconductor Co.,Ltd. Printed All rights reserved.