



Description:

This P-Channel MOSFET uses advanced trench technology and design to provide excellent $R_{DS(on)}$ with low gate charge.

It can be used in a wide variety of applications.

Features:

- 1) $V_{DS}=-20V, I_D=-0.5A, R_{DS(on)}<420m\Omega$ @ $V_{GS}=-4.5V$ (Typ : $320m\Omega$)
- 2) Low gate charge.
- 3) Green device available.
- 4) Advanced high cell density trench technology for ultra low $R_{DS(on)}$.
- 5) Excellent package for good heat dissipation.
- 6) ESD Protection
- 7) MSL3



Package Marking and Ordering Information:

Part NO.	Marking	Package	Packing
DOY3139A	3139A	SOT-523	3000 pcs/Reel

Absolute Maximum Ratings: ($T_A=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Ratings	Units
V_{DS}	Drain-Source Voltage	-20	V
V_{GS}	Gate-Source Voltage	± 10	V
I_D	Continuous Drain Current- $T_A=25^\circ\text{C}$	-0.5	A
	Continuous Drain Current- $T_A=70^\circ\text{C}$	-0.3	
I_{DM}	Pulsed Drain Current ¹	-2	
P_D	Power Dissipation	0.15	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55-+150	$^\circ\text{C}$

Thermal Characteristics:

Symbol	Parameter	Max	Units
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	833	$^\circ\text{C}/\text{W}$

Electrical Characteristics: ($T_A=25^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μ A	-20	---	---	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{GS} =0V, V _{DS} =-20V	---	---	-1	μ A
I _{GSS}	Gate-Source Leakage Current	V _{GS} =± 10V, V _{DS} =0A	---	---	± 10	μ A
On Characteristics						
V _{GS(th)}	Gate-Source Threshold Voltage	V _{GS} =V _{DS} , I _D =-250 μ A	-0.4	-0.65	-1	V
R _{DS(ON)}	Drain-Source On Resistance ³	V _{GS} =-4.5V, I _D =-0.5A	---	320	420	m Ω
		V _{GS} =-2.5V, I _D =-0.4A	---	430	560	m Ω
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =-10V, V _{GS} =0V, f=1MHz	---	65.3	---	pF
C _{oss}	Output Capacitance		---	14	---	
C _{rss}	Reverse Transfer Capacitance		---	8	---	
t _{d(on)}	Turn-On Delay Time	V _{DS} =-10V, I _D =-0.5A, R _{ENG} =3 Ω ,V _{GS} =-4.5V	---	4	---	ns
t _r	Rise Time		---	19	---	ns
t _{d(off)}	Turn-Off Delay Time		---	16.08	---	ns
t _f	Fall Time		---	25.1	---	ns
Q _g	Total Gate Charge	V _{GS} =-4.5V, V _{DS} =-10V, I _D =-0.5A	---	1.14	---	nC
Q _{gs}	Gate-Source Charge		---	0.37	---	nC
Q _{gd}	Gate-Drain “Miller” Charge		---	0.25	---	nC
Drain-Source Diode Characteristics						
V _{SD}	Diode Forward Voltage	V _{GS} =0V, I _{SD} =-0.5A	---	---	-1.2	V
I _S	Continuous Drain Current	V _D =V _G =0V	---	---	-0.5	A
I _{SM}	Pulsed Drain Current		---	---	-2	A

Notes:

1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
2. EAS condition : $T_J=25^{\circ}\text{C}, V_{DD}=50V, V_G=10V, L=0.5mH$
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 0.5\%$

Test Circuit





Figure 1: Gate Charge Test Circuit & Waveform





Figure 2: Resistive Switching Test Circuit & Waveform





Figure 3: Unclamped Inductive Switching Test Circuit & Waveform







Figure 4: Diode Recovery Test Circuit & Waveform

SOT523 Package Outline Data

Unit:mm



Typical Soldering Pattern:




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.70	0.90	0.028	0.035
A1	0.00	0.10	0.000	0.004
A2	0.70	0.80	0.028	0.031
b1	0.15	0.25	0.006	0.010
b2	0.25	0.35	0.010	0.014
c	0.10	0.20	0.004	0.008
D	1.50	1.70	0.059	0.067
E	0.70	0.90	0.028	0.035
E1	1.45	1.75	0.057	0.069
e	0.50 TYP.		0.020 TYP.	
e1	0.90	1.10	0.035	0.043
L	0.40 REF.		0.016 REF.	
L1	0.10	0.30	0.004	0.012
θ	0°	8°	0°	8°

NOTES:

1. Above package outline conforms to JEITA EAIJ ED-7500A SC-75A.
2. Dimensions are exclusive of Burrs, Mold Flash & Tie Bar extrusions.

Marking Information:



Previous Version

Version	Date	Subjects (major changes since last revision)
1.0	2024-09-06	Release of final version

Attention :

- Information furnished in this document is believed to be accurate and reliable. However, Shenzhen Doingter Semiconductor Co.,Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.
- Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Shenzhen Doingter complies with the agreement. Products and information provided in this document have no infringement of patents.
- Shenzhen Doingter assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information. This document supersedes and replaces all information previously supplied.



Is

a registered trademark of Shenzhen Doingter Semiconductor Co., Ltd. Copyright © 2013 Shenzhen Doingter Semiconductor Co.,Ltd. Printed All rights reserved.