

Features

- Optimized package with separate driver source pin
- High blocking voltage with low on-resistance
- High-speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Q_{rr})
- Halogen free, RoHS compliant

Benefits

- Reduce switching losses and minimize gate ringing
- Higher system efficiency
- Reduce cooling requirements
- Increase power density
- Increase system switching frequency

Applications


- EV chargers
- Solar inverters
- UPS
- SMPS
- DC/DC converters

Part Number	Package	Marking
GC3M0015065K	TO 247-4	GC3M0015065



TO-247-4

Package



Maximum Ratings ($T_c=25^\circ\text{C}$, unless otherwise specified)

Symbol	Parameter	Value	Unit	Note
V_{DSmax}	Drain - Source Voltage	650	V	
V_{GSmax}	Gate - Source voltage	-8/+19	V	Note 1
I_D	Continuous Drain Current, $V_{GS} = 15\text{ V}$, $T_c = 25^\circ\text{C}$	120	A	Fig. 19 Note 2
	Continuous Drain Current, $V_{GS} = 15\text{ V}$, $T_c = 100^\circ\text{C}$	96		
$I_{D(pulse)}$	Pulsed Drain Current, Pulse width t_p limited by T_{jmax}	418	A	
P_D	Power Dissipation, $T_c=25^\circ\text{C}$, $T_j = 175^\circ\text{C}$	416	W	Fig. 20
T_j, T_{stg}	Operating Junction and Storage Temperature	-40 to +175	$^\circ\text{C}$	
T_L	Solder Temperature, 1.6mm (0.063") from case for 10s	260	$^\circ\text{C}$	
M_d	Mounting Torque, (M3 or 6-32 screw)	1	Nm	
		8.8	lbf-in	

Note (1): Recommended turn off / turn on gate voltage $V_{GS} = -4V \dots 0V / +15V$

Note (2): Package limited to 120 A

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	650			V	$V_{GS} = 0\text{ V}, I_D = 100\text{ }\mu\text{A}$	
$V_{GS(th)}$	Gate Threshold Voltage	1.8	2.3	3.6	V	$V_{DS} = V_{GS}, I_D = 15.5\text{ mA}$	Fig. 11
			1.9		V	$V_{DS} = V_{GS}, I_D = 15.5\text{ mA}, T_J = 175^\circ\text{C}$	
I_{DSS}	Zero Gate Voltage Drain Current		1	50	μA	$V_{DS} = 650\text{ V}, V_{GS} = 0\text{ V}$	
I_{GSS}	Gate-Source Leakage Current		10	250	nA	$V_{GS} = 15\text{ V}, V_{DS} = 0\text{ V}$	
$R_{DS(on)}$	Drain-Source On-State Resistance	10.5	15	21	m Ω	$V_{GS} = 15\text{ V}, I_D = 55.8\text{ A}$	Fig. 4, 5, 6
			20			$V_{GS} = 15\text{ V}, I_D = 55.8\text{ A}, T_J = 175^\circ\text{C}$	
g_{fs}	Transconductance		42		S	$V_{DS} = 20\text{ V}, I_{DS} = 55.8\text{ A}$	Fig. 7
			40			$V_{DS} = 20\text{ V}, I_{DS} = 55.8\text{ A}, T_J = 175^\circ\text{C}$	
C_{iss}	Input Capacitance		5011		pF	$V_{GS} = 0\text{ V}, V_{DS} = 400\text{ V}$ $f = 100\text{ KHz}$ $V_{AC} = 25\text{ mV}$	Fig. 17, 18
C_{oss}	Output Capacitance		289				
C_{rss}	Reverse Transfer Capacitance		31				
$C_{o(er)}$	Effective Output Capacitance (Energy Related)		357				Note: 3
$C_{o(tr)}$	Effective Output Capacitance (Time Related)		516				Note: 3
E_{oss}	C_{oss} Stored Energy		29		μJ		Fig. 16
E_{ON}	Turn-On Switching Energy (Body Diode)		401		μJ	$V_{DS} = 400\text{ V}, V_{GS} = -4\text{ V}/15\text{ V}, I_D = 55.8\text{ A},$ $R_{G(ext)} = 5\text{ }\Omega, L = 57.6\text{ }\mu\text{H}, T_J = 175^\circ\text{C}$ FWD = Internal Body Diode of MOSFET	Fig. 25
E_{OFF}	Turn Off Switching Energy (Body Diode)		254				
E_{ON}	Turn-On Switching Energy (External Diode)		234		μJ	$V_{DS} = 400\text{ V}, V_{GS} = -4\text{ V}/15\text{ V}, I_D = 55.8\text{ A},$ $R_{G(ext)} = 5\text{ }\Omega, L = 57.6\text{ }\mu\text{H}, T_J = 175^\circ\text{C}$ FWD = External SiC DIODE	Fig. 25
E_{OFF}	Turn Off Switching Energy (External Diode)		303				
$t_{d(on)}$	Turn-On Delay Time		23		ns	$V_{DD} = 400\text{ V}, V_{GS} = -4\text{ V}/15\text{ V}$ $I_D = 55.8\text{ A}, R_{G(ext)} = 5\text{ }\Omega, L = 57.6\text{ }\mu\text{H}$ Timing relative to V_{DS} Inductive load	Fig. 26
t_r	Rise Time		32				
$t_{d(off)}$	Turn-Off Delay Time		57				
t_f	Fall Time		15				
$R_{G(int)}$	Internal Gate Resistance		1.5		Ω	$f = 1\text{ MHz}, V_{AC} = 25\text{ mV}$	
Q_{gs}	Gate to Source Charge		53		nC	$V_{DS} = 400\text{ V}, V_{GS} = -4\text{ V}/15\text{ V}$ $I_D = 55.8\text{ A}$ Per IEC60747-8-4 pg 21	Fig. 12
Q_{gd}	Gate to Drain Charge		58				
Q_g	Total Gate Charge		188				

Note (3): $C_{o(er)}$, a lumped capacitance that gives same stored energy as C_{oss} while V_{ds} is rising from 0 to 400V
 $C_{o(tr)}$, a lumped capacitance that gives same charging time as C_{oss} while V_{ds} is rising from 0 to 400V

Typical Performance




Figure 13. 3rd Quadrant Characteristic at -40 °C




Figure 14. 3rd Quadrant Characteristic at 25 °C




Figure 15. 3rd Quadrant Characteristic at 175 °C




Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200V)




Figure 18. Capacitances vs. Drain-Source Voltage (0 - 650V)

Test Circuit Schematic




Figure 27. Clamped Inductive Switching
Waveform Test Circuit




Figure 28. Body Diode Recovery Test Circuit

