

Micro-Power 1.5MHz, Low-Noise, RRIO, 1.8V CMOS Amplifiers

Features

Precision Amplifiers for Cost-Sensitive Systems

• Low Noise: 25 nV/√Hz at 1 kHz

Low Input Offset Voltage: 1 mV

1.5 MHz GBW for Unity-Gain Stable


• Micro-Power: 75 μA Supply Current Per Amplifier

• Single 1.8 V to 5.5 V Supply Voltage Range at 0 $^{\circ}$ C to 70 $^{\circ}$ C

Rail-to-Rail Input and Output

Internal RF/EMI Filter

Extended Temperature Range: -40℃ to +85℃



Ordering Information

DEVICE	Package Type	MARKING	Packing	Packing Qty
AD8541AIM5/TR	SOT-23-5	8541A,A4A	REEL	3000pcs/reel
AD8541AIMM/TR	MSOP-8	8541A	REEL	3000pcs/reel
AD8541AIM/TR	SOP-8	8541A	REEL	2500pcs/reel
AD8541AIDQ3/TR	DFN-8 3*3	8541A	REEL	5000pcs/reel
AD8542AIM/TR	SOP-8	8542A	REEL	2500pcs/reel
AD8542AIMM/TR	MSOP-8	8542A,AVA	REEL	3000pcs/reel
AD8542AIDQ3/TR	DFN-8 3*3	8542A	REEL	5000pcs/reel
AD8544AIM/TR	SOP-14	AD8544A	REEL	2500pcs/reel
AD8544AIMT/TR	TSSOP-14	8544A	REEL	2500pcs/reel



General Description

The AD854xA family of single, dual, and quad channel operational amplifiers is specifically designed for general-purpose cost-sensitive systems and applications. Featuring rail-to-rail input and output (RRIO) swings, and low quiescent current (typical 75 μ A) combined with a wide bandwidth (1.5 MHz) and very low noise (25 nV/ \sqrt{Hz} at 1 kHz) makes this family very attractive for a variety of battery-powered applications that require a good balance between cost and performance, such as audio outputs, consumer electronics, smoke detectors, portable medical devices and white goods. The low input bias current supports these amplifiers to be used in applications with megaohm source impedances.

The robust design of the AD854xA amplifiers provides ease-of-use to the circuit designer: unity-gain stability with capacitive loads of up to 500 pF, integrated RF/EMI rejection filter, no phase reversal in overdrive conditions, and high electro-static discharge (ESD) protection (5-kV HBM). The AD854xA amplifiers are optimized for operation at voltages as low as +1.8 V (\pm 0.9 V) and up to +5.5 V (\pm 2.75 V) at the temperature range of 0°C to 70°C, and operation at voltages from +2.0 V (\pm 1.0 V) to +5.5 V (\pm 2.75 V) over the extended temperature range of -40°C to +85°C.


The AD8541A (single) is available in both SOT23-5, SOP-8, MSOP-8 and DFN-8 packages. The AD8542A (dual) is offered in SOP-8, MSOP-8 and DFN-8 packages. The quad-channel AD8544A is offered in SOP-14 and TSSOP-14 packages.

Applications

- Battery-Powered Instruments: Consumer, Industrial, Medical, Notebooks
- Audio Outputs
- Wireless Sensors: Home Security, Remote Sensing, Wireless Metering
- Sensor Signal Conditioning: Sensor Interfaces, Loop-Powered, Active Filters



Pin Configurations (Top View)



Pin Description

Symbol	Description
-IN	Inverting input of the amplifier. The voltage range is from $(V_{S-} - 0.1V)$ to $(V_{S+} + 0.1V)$.
+IN	Non-inverting input of the amplifier. This pin has the same voltage range as –IN.
+V _S	Positive power supply.
-Vs	Negative power supply.
OUT	Amplifier output.



Absolute Maximum Ratings

Parameter	Value				
Supply Voltage, V _{S+} to V _{S-}	10.0 V				
Signal Input Terminals: Voltage, Current	V_{S-} – 0.5 V to V_{S+} + 0.5 V, ±10 mA				
Output Short-Circuit	Continuous				
Storage Temperature Range, T _{stg}	–65 °C to +150 °C				
Junction Temperature, T _J	150 ℃				
Lead Temperature Range (Soldering 10 sec)	260 ℃				

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ESD Rating

Parameter	Item	Value	Unit
Electrostatic	Human body model (HBM), per MIL-STD-883J / Method 3015.9 ⁽¹⁾	±5000	
Discharge Voltage	Charged device model (CDM), per ESDA/JEDEC JS-002-2014 (2)	±2000	V
	Machine model (MM), per JESD22-A115C	±250	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible if necessary precautions are taken.



Electrical Characteristics

 $V_S = 5.0V$, $T_A = +25$ °C, $V_{CM} = V_S / 2$, $V_O = VS / 2$, and $R_L = 10k\Omega$ connected to $V_S / 2$, unless otherwise noted. Boldface limits apply over the specified temperature range. TA = -40 to +85 °C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
OFFSE	T VOLTAGE					<u> </u>	
	Leave to ffeet and the second			±1	±5		
Vos	Input offset voltage	T _A = −40 to +85 °C			±6	mV	
Vos TC	Offset voltage drift	T _A = −40 to +85 °C		±1	3	µV/℃	
DODD	Power supply	V_S =2.0 to 5.5V, $V_{CM} < V_{S+} - 2V$	80	110		ID.	
PSRR	rejection ratio	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ 75				dB	
INPUT	BIAS CURRENT		<u>'</u>		_		
				1			
I_B	Input bias current	T _A = +70 ℃		150		рА	
		T _A = +85 ℃		500			
los	Input offset current			1		pА	
NOISE							
V_{n}	Input voltage noise	f = 0.1 to 10 Hz		5.6		μVP-P	
	Input voltage	f = 10 kHz		22		nV/√Hz	
en	noise density	f = 1 kHz		25		IIV/VHZ	
In	Input current Noise density	f = 1 kHz		5		fA/√Hz	
INPUT	VOLTAGE				•	1	
V _{CM}	Common-mode voltage range		V _S 0.1		V _{S+} +0.1	V	
		$V_S = 5.5 \text{ V}, V_{CM} = -0.1 \text{ to } 5.6 \text{ V}$	70	83			
	Common-mode	$V_{CM} = 0 \text{ to } 5.3 \text{ V},$ $T_{A} = -40 \text{ to } +85 ^{\circ}\text{C}$	65			-	
CMRR	rejection ratio	V _S = 2.0 V, V _{CM} = -0.1 to 2.1 V	65	77		dB	
		V _{CM} = 0 to 1.8 V,					
		T _A = −40 to +85 °C	60				
INPUT	IMPEDANCE						
C	Innut conscitones	Differential		2.0		, r. F	
C _{IN}	Input capacitance	Common mode		3.5		pF	
OPEN-I	LOOP GAIN						
		$R_L = 25 \text{ k}\Omega$, $V_O = 0.05 \text{ to } 3.5 \text{ V}$	90	105			
Λ	Open loop veltage gain	T _A = −40 to +85 °C	85			dB	
A _{VOL}	Open-loop voltage gain	$R_L = 2 k\Omega$, $V_O = 0.15 to 3.5 V$	85	100			
		$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	80				


AD8541A/2A/4A

FREQU	ENCY RESPONSE						
GBW	Gain bandwidth product			1.5		MHz	
SR	Slew rate	$G = +1$, $C_L = 100 \text{ pF}$, $V_O = 1.5 \text{ to } 3.5 \text{ V}$		1.2		V/µs	
THD+N	Total harmonic distortion + noise	G = +1, f = 1 kHz, V ₀ = 1 VRMS		0.002		%	
ts	Settling time	To 0.1%, G = +1, 1V step To 0.01%, G = +1, 1V step		1.2 1.5		μs	
t _{OR}	Overload Recovery time	To 0.1%, V _{IN} * Gain > V _S		2		μs	
OUTPU	Т						
.,	High output	R _L = 25 kΩ	V _{S+} –9	V _{S+} -5		mV	
V _{OH}	voltage swing	$R_L = 2 k\Omega$	V _{S+} –95	V _{S+} -63			
V	V _{OL} Low output Voltage swing	R _L = 25 kΩ		V _S _+3.5	V _{S-} +6	\/	
VOL		$R_L = 2 k\Omega$		V _{S-} +43	V _{S-} +65	mV	
I _{sc}	Short-circuit current	Source current through 10Ω				mA	
100		Sink current through 10Ω		55			
POWER	R SUPPLY						
Vs	Operating	T _A = 0 to +70 °C	1.8		5.5	V	
VS	Supply voltage	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	2.0		5.5	V	
ΙQ	Quiescent current			75	125	μΑ	
·ū	(per amplifier)	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$			160	μ, τ	
THERM	AL CHARACTERISTICS						
T _A	Operating temperature range		-40		+85	${\mathbb C}$	
		SOT23-5		190			
		DFN-8		94			
θ_{JA}	Package Thermal	MSOP-8		201		° (AA/	
OJA	Resistance	SOP-8		125		°C/W	
		TSSOP-14		112		1	
		SOP-14		115			




Typical Performance Characteristics


At T_A = +25°C, V_{CM} = V_S /2, and R_L = 10k Ω connected to V_S /2, unless otherwise noted.




Offset Voltage Production Distribution




Input Voltage Noise Spectral Density as a function of Frequency.




Open-loop Gain and Phase as a function of Frequency.



Common-mode Rejection Ratio as a function of Frequency.




Power Supply Rejection Ratio as a function of Frequency.




Quiescent Current as a function of Supply Voltage.







Quiescent Current as a function of Temperature.




Short-circuit Current as a function of Supply Voltage.




Large Signal Step Response.



Output Voltage Swing as a function of Output Current.



Short-circuit Current as a function of Temperature.



Small Signal Step Response.



Application Notes

The AD854xA is a family of low-power, rail-to-rail input and output operational amplifiers specifically designed for portable applications. These devices operate from 1.8 V to 5.5 V at the temperature range of 0 $^{\circ}$ C to 70 $^{\circ}$ C, are unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving \leq 10- $k\Omega$ loads connected to any point between V_{S+} and ground. The input common-mode voltage range includes both rails, and allows the AD854xA family to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them ideal for driving sampling analog-to-digital converters (ADCs).

The AD854xA features 1.5-MHz bandwidth and 1.2- V/ μ s slew rate with only 75- μ A supply current per amplifier, providing good ac performance at very low power consumption. DC applications are also well served with a low input noise voltage of 25-nV/ ν Hz at 1-kHz, low input bias current, and an input offset voltage of 1-mV typically. The typical offset voltage drift is 1- μ V/ ν C, over the full temperature range the input offset voltage changes only 100- μ V.

OPERATING VOLTAGE

The AD854xA family is optimized for operation at voltages as low as +1.8 V (±0.9 V) and up to +5.5 V (±2.75 V) at the temperature range of 0 $^{\circ}$ C to 70 $^{\circ}$ C, and fully specified and ensured for operation from 2.0 V to 5.5 V (±1.0 V to ±2.75 V). In addition, many specifications apply from -40 $^{\circ}$ C to +85 $^{\circ}$ C. Parameters that vary significantly with operating voltages or temperature are illustrated in the Typical Characteristics graphs.

NOTE: Supply voltages (V_{S+} to V_{S-}) higher than +10 V can permanently damage the device.

RAIL-TO-RAIL INPUT

The input common-mode voltage range of the AD854xA series extends 100-mV beyond the negative and positive supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically VS+-1.4 V to the positive supply, whereas the P-channel pair is active for inputs from 100-mV below the negative supply to approximately V_{S+} -1.4 V. There is a small transition region, typically V_{S+} -1.2 V to V_{S+} -1 V, in which both pairs are on. This 200-mV transition region can vary up to 200-mV with process variation. Thus, the transition region (both stages on) can range from V_{S+} -1.4 V to V_{S+} -1.2 V on the low end, up to V_{S+} -1 V to V_{S+} -0.8 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, andTHD can be degraded compared to device operation outside this region.

The typical input bias current of the AD854xA during normal operation is approximately 1-pA. In overdriven conditions, the bias current can increase significantly. The most common cause of an overdriven condition occurs when the operational amplifier is outside of the linear range of operation. When the output of the operational amplifier is driven to one of the supply rails, the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes inside the front-end input chopping switches that combine with electromagnetic interference (EMI) filter resistors to create the equivalent circuit. Notice that the input bias current remains within specification in the linear region.



INPUT EMI FILTER AND CLAMP CIRCUIT

Figure 1 shows the input EMI filter and clamp circuit. The AD854xA op-amps have internal ESD protection diodes (D1, D2, D3, and D4) that are connected between the inputs and each supply rail. These diodes protect the input transistors in the event of electrostatic discharge and are reverse biased during normal operation. This protection scheme allows voltages as high as approximately 500-mV beyond the rails to be applied at the input of either terminal without causing permanent damage. These ESD protection current-steering diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 20-mA as stated in the Absolute Maximum Ratings.




Figure 1. Input EMI Filter and Clamp Circuit

Operational amplifiers vary in susceptibility to EMI. If conducted EMI enters the operational amplifier, the dc offset at the amplifier output can shift from its nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The EMI filter of the AD854xA family is composed of two 5-k Ω input series resistors (R_{S1} and R_{S2}), two common-mode capacitors (C_{CM1} and C_{CM2}), and a differential capacitor (CDM). These RC networks set the -3 dB low-pass cutoff frequencies at 35-MHz for common-mode signals, and at 22-MHz for differential signals.

RAIL-TO-RAIL OUTPUT

Designed as a micro-power, low-noise operational amplifier, the AD854xA delivers a robust output drive capability. A class AB output stage with commonsource transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 25- $k\Omega$, the output swings typically to within 5-mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails. For resistive loads up to 2- $k\Omega$, the output swings typically to within 63-mV of the positive supply rail and within 43-mV of the negative supply rail.

CAPACITIVE LOAD AND STABILITY

The AD854xA family can safely drive capacitive loads of up to 500-pF in any configuration. As with most amplifiers, driving larger capacitive loads than specified may cause excessive overshoot and ringing, or even oscillation. A heavy capacitive load reduces the phase margin and causes the amplifier frequency response to peak. Peaking corresponds to overshooting or ringing in the time domain. Therefore, it is recommended that external compensation be used if the AD854xA op-amps must drive a load exceeding 500-pF. This compensation is particularly important in the unity-gain configuration, which is the worst case for stability.

A quick and easy way to stabilize the op-amp for capacitive load drive is by adding a series resistor, $R_{\rm ISO}$, between the amplifier output terminal and the load capacitance, as shown in Figure 2. $R_{\rm ISO}$ isolates the amplifier output and feedback network from the capacitive load. The bigger the $R_{\rm ISO}$ resistor value, the more stable $V_{\rm OUT}$ will be. Note that this method results in a loss of gain accuracy because $R_{\rm ISO}$ forms a voltage divider with the $R_{\rm IL}$.






Figure 2. Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 3. It provides DC accuracy as well as AC stability. The R_F provides the DC accuracy by connecting the inverting signal with the output.

The C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

For no-buffer configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier's gain, or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.




Figure 3. Indirectly Driving Heavy Capacitive Load with DC Accuracy

OVERLOAD RECOVERY

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, either because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the AD854xA family is approximately 2-µs.



EMI REJECTION RATIO

Circuit performance is often adversely affected by high frequency EMI. When the signal strength is low and transmission lines are long, an op-amp must accurately amplify the input signals. However, all opamp pins — the non-inverting input, inverting input, positive supply, negative supply, and output pins — are susceptible to EMI signals. These high frequency signals are coupled into an op-amp by various means, such as conduction, near field radiation, or far field radiation. For example, wires and printed circuit board (PCB) traces can act as antennas and pick up high frequency EMI signals.

Amplifiers do not amplify EMI or RF signals due to their relatively low bandwidth. However, due to the nonlinearities of the input devices, op-amps can rectify these out of band signals. When these high frequency signals are rectified, they appear as a dc offset at the output.

The AD854xA op-amps have integrated EMI filters at their input stage. A mathematical method of measuring EMIRR is defined as follows:

EMIRR = 20 log $(V_{IN_PEAK} / \Delta V_{OS})$

INPUT-TO-OUTPUT COUPLING

To minimize capacitive coupling, the input and output signal traces should not be parallel. This helps reduce unwanted positive feedback.

MAXIMIZING PERFORMANCE THROUGH PROPER LAYOUT

To achieve the maximum performance of the extremely high input impedance and low offset voltage of the AD854xA op-amps, care is needed in laying out the circuit board. The PCB surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board reduces surface moisture and provides a humidity barrier, reducing parasitic resistance on the board. The use of guard rings around the amplifier inputs further reduces leakage currents. Figure 4 shows proper guard ring configuration and the top view of a surface-mount layout. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. By setting the guard ring voltage equal to the voltage at the non-inverting input, parasitic capacitance is minimized as well. For further reduction of leakage currents, components can be mounted to the PCB using Teflon standoff insulators.




Figure 4. Use a guard ring around sensitive pins

Other potential sources of offset error are thermoelectric voltages on the circuit board. This voltage, also called Seebeck voltage, occurs at the junction of two dissimilar metals and is proportional to the temperature of the junction. The most common metallic junctions on a circuit board are solder-to board trace and solder-to-component lead. If the temperature of the PCB at one end of the component is different from the temperature at the other end, the resulting Seebeck voltages are not equal, resulting in a thermal voltage error.

This thermocouple error can be reduced by using dummy components to match the thermoelectric error source. Placing the dummy component as close as possible to its partner ensures both Seebeck voltages are equal, thus canceling the thermocouple error. Maintaining a constant ambient temperature on the circuit board further reduces this error. The use of a ground plane helps distribute heat throughout the board and reduces EMI noise pickup



Typical Application Circuits

DIFFERENTIAL AMPLIFIER




Figure 5. Differential Amplifier

The circuit shown in Figure 5 performs the difference function. If the resistors ratios are equal R_4 / R_3 = R_2 / R_1 , then:

$$V_{OUT} = (V_p - V_n) \times R_2/R_1 + V_{REF}$$

INSTRUMENTATION AMPLIFIER





Figure 6. Instrumentation Amplifier

The AD854xA family is well suited for conditioning sensor signals in battery-powered applications. Figure 6 shows a two op-amp instrumentation amplifier, using the AD854xA op-amps. The circuit works well for applications requiring rejection of common-mode noise at higher gains. The reference voltage (V_{REF}) is supplied by a low-impedance source. In single voltage supply applications, the V_{REF} is typically V_S /2.

BUFFERED CHEMICAL SENSORS



All components contained within the pH probe

Figure 7. Buffered pH Probe



The AD854xA family has input bias current in the pA range. This is ideal in buffering high impedance chemical sensors, such as pH probes. As an example, the circuit in Figure 7eliminates expansive low-leakage cables that that is required to connect a pH probe (general purpose combination pH probes, e.g Corning 476540) to metering ICs such as ADC, AFE and/or MCU. A AD854xA op-amp and a lithium battery are housed in the probe assembly. A conventional low-cost coaxial cable can be used to carry the op-amp's output signal to subsequent ICs for pH reading.

MOTOR PHASE CURRENT SENSING AMPLIFIER

The current sensing amplification shown in Figure 8 has a slew rate of $2\pi fV_{PP}$ for the output of sine wave signal, and has a slew rate of $2fV_{PP}$ for the output of triangular wave signal. In most of motor control systems, the PWM frequency is at 10 kHz to 20 kHz, and one cycle time is 100 µs for a 10 kHz of PWM frequency. In current shunt monitoring for a motor phase, the phase current is converted to a phase voltage signal for ADC sampling. This sampling voltage signal must be settled before entering the ADC. As the Figure 8 shown, the total settling time of a current shunt monitor circuit includes: the rising edge delay time (t_{SR}) due to the op-amp's slew rate, and the measurement settling time (t_{SET}). For a 3-shunt solution in motor phase current sensing, if the smaller duty cycle of the PWM is defined at 45% (In fact, the phase with minimum PWM duty cycle, such as 5%, is not detected current directly, and it can be calculated from the other two phase currents), and the t_{SR} is required at 20% of a total time window for a phase current monitoring, in case of a 3.3 V motor control system (3.3 V MCU with 12-bit ADC), the op-amp's slew rate should be more than:

$$3.3V / (100\mu s \times 45\% \times 20\%) = 0.37 V/\mu s$$

At the same time, the op-amp's bandwidth should be much greater than the PWM frequency, like 10 time at least.






Figure 8. Current Shunt Monitor Circuit



Physical Dimensions


SOP-8 (150mil)





Dimensions In Millimeters(SOP-8)											
Symbol:	Α	A1	В	С	C1	D	Q	а	b		
Min:	1.35	0.05	4.90	5.80	3.80	0.40	0°	0.35	1 27 BCC		
Max:	1.55	0.20	5.10	6.20	4.00	0.80	8°	0.45	1.27 BSC		

MSOP-8




Dimensions In M	Dimensions In Millimeters(MSOP-8)										
Symbol:	Α	A1	В	С	C1	D	Q	а	b		
Min:	0.80	0.05	2.90	4.75	2.90	0.35	0°	0.25	0.65 BSC		
Max:	0.90	0.20	3.10	5.05	3.10	0.75	8°	0.35			




Physical Dimensions

SOP-14



Dimensions In Millimeters(SOP-14)											
Symbol:	Α	A 1	В	С	C1	D	Q	а	b		
Min:	1.35	0.05	8.55	5.80	3.80	0.40	0°	0.35	4 07 DCC		
Max:	1.55	0.20	8.75	6.20	4.00	0.80	8°	0.45	1.27 BSC		

TSSOP-14




Dimensions In Millimeters(TSSOP-14)											
Symbol:	Α	A1	В	С	C1	D	Q	а	b		
Min:	0.85	0.05	4.90	6.20	4.30	0.40	0°	0.20	0.65.050		
Max:	0.95	0.20	5.10	6.60	4.50	0.80	8°	0.25	0.65 BSC		




Physical Dimensions

DFN-8 3*3



Dimensions In Millimeters(DFN-8 3*3)											
Symbol:	Α	A 1	В	B1	E	F	а	b			
Min:	0.85	0.00	2.90	2.90	0.20	0.30	0.20	0.65 BSC			
Max:	0.95	0.05	3.10	3.10	0.25	0.50	0.34				

SOT-23-5



Dimensions In	Dimensions In Millimeters(SOT-23-5)											
Symbol:	Α	A 1	В	С	C1	D	Q	а	b	е		
Min:	1.00	0.00	2.82	2.65	1.50	0.30	0°	0.30	0.95 BSC	1.90 BSC		
Max:	1.15	0.15	3.02	2.95	1.70	0.60	8°	0.50	0.90 BSC			



Revision History

REVISION NUMBER	DATE	REVISION	PAGE
V1.0	2020-9	New	1-21
V1.1	2025-5	Document Reformatting	1-19



IMPORTANT STATEMENT:

Huaguan Semiconductor reserves the right to change its products and services without notice. Before ordering, the customer shall obtain the latest relevant information and verify whether the information is up to date and complete. Huaguan Semiconductor does not assume any responsibility or obligation for the altered documents.

Customers are responsible for complying with safety standards and taking safety measures when using Huaguan Semiconductor products for system design and machine manufacturing. You will bear all the following responsibilities: Select the appropriate Huaguan Semiconductor products for your application; Design, validate and test your application; Ensure that your application meets the appropriate standards and any other safety, security or other requirements. To avoid the occurrence of potential risks that may lead to personal injury or property loss.

Huaguan Semiconductor products have not been approved for applications in life support, military, aerospace and other fields, and Huaguan Semiconductor will not bear the consequences caused by the application of products in these fields. All problems, responsibilities and losses arising from the user's use beyond the applicable area of the product shall be borne by the user and have nothing to do with Huaguan Semiconductor, and the user shall not claim any compensation liability against Huaguan Semiconductor by the terms of this Agreement.

The technical and reliability data (including data sheets), design resources (including reference designs), application or other design suggestions, network tools, safety information and other resources provided for the performance of semiconductor products produced by Huaguan Semiconductor are not guaranteed to be free from defects and no warranty, express or implied, is made. The use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan Semiconductor. Not all parameters of each device need to be tested.

The documentation of Huaguan Semiconductor authorizes you to use these resources only for developing the application of the product described in this document. You have no right to use any other Huaguan Semiconductor intellectual property rights or any third party intellectual property rights. It is strictly forbidden to make other copies or displays of these resources. You should fully compensate Huaguan Semiconductor and its agents for any claims, damages, costs, losses and debts caused by the use of these resources. Huaguan Semiconductor accepts no liability for any loss or damage caused by infringement.