


## 8 BIT PISO SHIFT REGISTER

### Features

- Low power dissipation:  $I_{CC} = 8\mu A$  (MAX.) at  $T_A = 25^\circ C$
- Symmetrical output impedance:  $|I_{OH}| = I_{OL} = 4mA$  (MIN.)
- Balanced propagation delays:  $T_{PLH} \cong T_{PHL}$
- Wide operating voltage range:  $V_{CC(OPR.)} = 2V$  TO  $6V$



### Ordering Information

DEVICE	Package Type	MARKING	Packing	Packing Qty
74HC165DN	DIP-16	74HC165D	TUBE	1000pcs/box
74HC165DM/TR	SOP-16	74HC165D	REEL	2500pcs/reel
74HC165DMT/TR	TSSOP-16	HC165D	REEL	2500pcs/reel

## Description

The 74HC165D is a high-speed CMOS 8 BIT PISO SHIFT REGISTER fabricated with silicon gate CMOS technology.

This device contains eight clocked master slave RS flip-flops connected as a shift register, with auxiliary gating to provide over-riding asynchronous parallel entry. Parallel data enters when the shift/  
 $\overline{\text{load}}$  input is low. The parallel data can change while shift/  
 $\overline{\text{load}}$  is low, provided that the recommended set-up and hold times are observed. For clocked operation, shift/ $\overline{\text{load}}$  must be high. The two clock input perform identically; one can be used as a clock inhibit by applying a high signal; to permit this operation clocking is accomplished through a 2 input nor gate.


To avoid double clocking, however, the inhibit signal should only go high while the clock is high. Otherwise the rising inhibit signal will cause the same response as rising clock edge.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.

## Applications

- Industrial
- Computer
- Consumer

## Pin information



## Pin description

Pin No	Symbol	Name and function
1	SHIFT/ LOAD	Data Inputs
7	QH	Complementary Output
9	QH	Serial Output
2	CLOCK	Clock Input (LOW to HIGH, Edge Triggered)
10	SI	Serial Data Inputs
11, 12, 13, 14, 3, 4, 5, 6	A to H	Parallel Data Inputs
15	CLOCK INH	Clock Inhibit
8	GND	Ground (0V)
16	V <sub>cc</sub>	Positive Supply Voltage

## Functional description





Figure 1. IEC logic symbols



This logic diagram has not been used to estimate propagation delays

Figure 2. Logic diagram

## Truth table

INPUTS					INTERNAL OUTPUTS		OUTPUTS	
SHIFT/ LOAD	CLOCK INH	CLOCK	SI	A.....H	QA	QB	QH	QH-bar
L	X	X	X	a.....h	a	b	h	h-bar
H	L	—	H	X	H	QAn	QGn	QGn-bar
H	L	—	L	X	L	QAn	QGn	QGn-bar
H	—	L	H	X	H	QAn	QGn	QGn-bar
H	—	L	L	X	L	QAn	QGn	QGn-bar
H	X	H	X	X	NO CHANGE			
H	H	X	X	X	NO CHANGE			

a.....h: The level of steady input voltage at inputs a through respectively

QAn - QGn : The level of QA - QG, respectively. before the most-recent transition of the clock




Figure 3. Input and output equivalent circuit




Figure 4. Timing chart

## Electrical characteristics

### Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to + 7.0	V
V <sub>I</sub>	DC Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Current	± 35	mA
I <sub>ccor</sub> I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 70	mA
P <sub>D</sub>	Power Dissipation	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to + 150	°C
T <sub>L</sub>	Lead Temperature (10 sec)	260	°C

Note: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

### Recommended operating conditions

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	2 to 6	V
V <sub>I</sub>	Input Voltage	0 to V <sub>CC</sub>	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating Temperature	-40 to +85	°C

## DC specifications

Symbol	Parameter	Test Condition		Value				Unit	
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C		-40 to 85°C			
				Min	Max	Min	Max		
V <sub>IH</sub>	High Level Input Voltage	2.0		1.5		1.5		V	
		4.5		3.15		3.15			
		6.0		4.2		4.2			
V <sub>IL</sub>	Low Level Input Voltage	2.0			0.5		0.5	V	
		4.5			1.35		1.35		
		6.0			1.8		1.8		
V <sub>OH</sub>	High Level Output Voltage	2.0	I <sub>O</sub> =-20uA	1.9		1.9		V	
		4.5	I <sub>O</sub> =-20uA	4.4		4.4			
		6.0	I <sub>O</sub> =-20uA	5.9		5.9			
		4.5	I <sub>O</sub> =-4.0 mA	3.98		3.7			
		6.0	I <sub>O</sub> =-5.2 mA	5.48		5.2			
V <sub>OL</sub>	Low Level Output Voltage	2.0	I <sub>O</sub> =20 uA		0.1		0.1	V	
		4.5	I <sub>O</sub> =20 uA		0.1		0.1		
		6.0	I <sub>O</sub> =20 uA		0.1		0.1		
		4.5	I <sub>O</sub> =4.0 mA		0.26		0.4		
		6.0	I <sub>O</sub> =5.2mA		0.26		0.4		
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		±0.1		±1	uA	
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		8		160	uA	

## AC electrical characteristics


(CL = 50pF, Input tr = tf = 6ns)

Symbol	Parameter	Test Condition		Value				Unit	
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25°C		-40 to 85°C			
				Min	Max	Min	Max		
t <sub>TLHt<sub>THL</sub></sub>	Output Transition Time	2.0			75		110	ns	
		4.5			15		22		
		6.0			13		19		
t <sub>PLHt<sub>PHL</sub></sub>	Propagation Delay Time(CLOCK – QH, $\overline{QH}$ )	2.0			150		225	ns	
		4.5			30		45		
		6.0			26		38		
t <sub>PLHt<sub>PHL</sub></sub>	Propagation Delay Time (SHIFT/ LOAD – QH, $\overline{QH}$ )	2.0			150		225	ns	
		4.5			30		45		
		6.0			26		38		
t <sub>PLHt<sub>PHL</sub></sub>	Propagation Delay Time (H– QH, $\overline{QH}$ )	2.0			150		225	ns	
		4.5			30		45		
		6.0			26		38		
f <sub>MAX</sub>	Maximum Clock Frequency	2.0		6		4.2		MHz	
		4.5		31		21			
		6.0		36		25			

## Capacitive characteristics

Symbol	Parameter	Test Condition		Value				Unit	
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25°C		-40 to 85°C			
				Min	Max	Min.	Max.		
C <sub>IN</sub>	Input Capacitance	5.0			10		10	pF	

## Test circuit



$R_T = Z_{OUT}$  of pulse generator (typically  $50\ \Omega$ ).

$C_L = 50\ pF$  or equivalent (includes jig and probe capacitance)

Figure 5. Test circuit




Figure 6. Waveform 1: serial mode propagation delay ( $f=1\text{MHz}$ ; 50% duty cycle)




Figure 7. Waveform 2:parallel mode propagation delay (f=1MHz; 50% duty cycle)




Figure 8. Waveform 3:minimun pulse width(S/ L), propagation delay times (f= 1MHz; 50% duty cycle)




Figure 9. Waveform 4:setup and hold time (PI to S/ L) (f= 1MHz; 50% duty cycle)





Figure 10. Waveform 5: minimum removal time (CK INH to CK) (f= 1MHz; 50% duty cycle)

## Physical Dimensions


DIP-16



Dimensions In Millimeters(DIP-16)

Symbol:	A	B	D	D1	E	L	L1	a	b	c	d
Min:	6.10	18.94	8.10	7.42	3.10	0.50	3.00	1.50	0.85	0.40	2.54 BSC
Max:	6.68	19.56	10.9	7.82	3.55	0.70	3.60	1.55	0.90	0.50	

SOP-16




Dimensions In Millimeters(SOP-16)

Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	1.35	0.05	9.80	5.80	3.80	0.40	0°	0.35	1.27 BSC
Max:	1.55	0.20	10.0	6.20	4.00	0.80	8°	0.45	

## Physical Dimensions

TSSOP-16



Dimensions In Millimeters(TSSOP-16)									
Symbol:	A	A1	B	C	C1	D	Q	a	b
<b>Min:</b>	0.85	0.05	4.90	6.20	4.30	0.40	0°	0.20	0.65 BSC
<b>Max:</b>	0.95	0.20	5.10	6.60	4.50	0.80	8°	0.25	

## Revision History

REVISION NUMBER	DATE	REVISION	PAGE
V1.0	2020-5	New	1-12
V1.1	2025-4	Document Reformatting	1-15

**IMPORTANT STATEMENT:**

Huaguan Semiconductor reserves the right to change its products and services without notice. Before ordering, the customer shall obtain the latest relevant information and verify whether the information is up to date and complete. Huaguan Semiconductor does not assume any responsibility or obligation for the altered documents.

Customers are responsible for complying with safety standards and taking safety measures when using Huaguan Semiconductor products for system design and machine manufacturing. You will bear all the following responsibilities: Select the appropriate Huaguan Semiconductor products for your application; Design, validate and test your application; Ensure that your application meets the appropriate standards and any other safety, security or other requirements. To avoid the occurrence of potential risks that may lead to personal injury or property loss.

Huaguan Semiconductor products have not been approved for applications in life support, military, aerospace and other fields, and Huaguan Semiconductor will not bear the consequences caused by the application of products in these fields. All problems, responsibilities and losses arising from the user's use beyond the applicable area of the product shall be borne by the user and have nothing to do with Huaguan Semiconductor, and the user shall not claim any compensation liability against Huaguan Semiconductor by the terms of this Agreement.

The technical and reliability data (including data sheets), design resources (including reference designs), application or other design suggestions, network tools, safety information and other resources provided for the performance of semiconductor products produced by Huaguan Semiconductor are not guaranteed to be free from defects and no warranty, express or implied, is made. The use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan Semiconductor. Not all parameters of each device need to be tested.

The documentation of Huaguan Semiconductor authorizes you to use these resources only for developing the application of the product described in this document. You have no right to use any other Huaguan Semiconductor intellectual property rights or any third party intellectual property rights. It is strictly forbidden to make other copies or displays of these resources. You should fully compensate Huaguan Semiconductor and its agents for any claims, damages, costs, losses and debts caused by the use of these resources. Huaguan Semiconductor accepts no liability for any loss or damage caused by infringement.