


ID	R _{DS(ON)} (Typ)	V _{DSS}
13A	0.36Ω	500V

Applications:

- LED power supplies
- Cell Phone Charger
- Standby Power

Features:

- Low gate charge
- Low C_{iss}
- Fast switching


Ordering Information

Part Number	Package	Marking	Packing	Qty.
RS13N50BF	TO-220F	RS13N50BF	Tube	50 PCS

Absolute Maximum Ratings T_c = 25°C unless otherwise specified

Symbol	Parameter	RS13N50BF	Units
V _{DSS}	Drain-to-Source Voltage	500	V
ID	Continuous Drain Current T _C =25°C (Note*1)	13	A
IDM	Pulsed Drain Current (Note*2)	52	
PD	Power Dissipation T _C =25°C	96	W
V _{GS}	Gate- to- Source Voltage	±30	V
EAS	Single Pulse Avalanche Energy L = 10mH, V _D =50V, T _C =25°C	850	mJ
TL TPKG	Maximum Temperature for Soldering	300 260	°C
	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds		
TJ and T _{STG}	Operating Junction and Storage Temperature Range	-55 to 150	

* Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS13N50BF	Units	Test Conditions
R _{θJC}	Junction-to-Case	1.29	°C / W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 150 °C
R _{θJA}	Junction-to-Ambient	55		1 cubic foot chamber, free air.

OFF Characteristics TJ= 25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	500	--	--	V	V _{GS} =0V ID=250μA
IDSS	Drain- to- Source Leakage Current	--	--	1	μA	V _{DS} =500V V _{GS} =0V
IGSS	Gate- to- Source Forward Leakage	--	--	100	nA	V _{GS} =30V V _{DS} =0V
	Gate- to- Source Reverse Leakage	--	--	-100		V _{GS} =-30V V _{DS} =0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On-Resistance	--	0.36	0.46	Ω	V _{GS} =10V ID=6.5A
VGS(TH)	Gate Threshold Voltage	2.0	2.7	4.0	V	V _{GS} =V _{DS} ID=250μA
R _g	Gate Resistance	--	4.4	--	Ω	V _{GS} =0V V _{DS} =0V f=1MHz
G _{fs}	Forward Transconductance	--	10	--	S	V _{DS} =20V ID=6.5A

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time	--	14	--	nS	V _{DS} =250V ID=13A RG=10Ω V _{GS} =10V
trise	Rise Time	--	19	--		
td(OFF)	Turn- OFF Delay Time	--	48	--		
tfall	Fall Time	--	26	--		

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance	--	2038	--	pF	V _{GS} =0V V _{DS} =25V f=1.0MHz
C _{oss}	Output Capacitance	--	188	--		
C _{rss}	Reverse Transfer Capacitance	--	8	--		
Q _g	Total Gate Charge	--	42	--	nC	V _{DS} =400V I _D =13A V _{GS} =10V
Q _{gs}	Gate- to- Source Charge	--	10	--		
Q _{gd}	Gate-to-Drain(" Miller") Charge	--	9	--		





Source- Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S	Continuous Source Current	--	--	13	A	Integral pn- diode in MOSFET
I _{SM}	Maximum Pulsed Current	--	--	52	A	
V _{SD}	Diode Forward Voltage	--	--	1.2	V	I _S =6.5A V _{GS} =0V
t _{rr}	Reverse Recovery Time	--	291	--	nS	V _{GS} =0V V _{DS} =30V I _S =1A di/dt=100A/μs
Q _{rr}	Reverse Recovery Charge	--	620	--	μC	

Notes:

* 1. Limited by T_J MAX<150°C, Maximum Duty Cycle D=0.5, TO-220 equivalent.

* 2. This single-pulse measurement was taken under T_j_Max = 150°C.

Typical Feature Curve
Figure.1 Output Characteristics $T_j=25^\circ\text{C}$

Figure.2 Transfer Characteristic for Various Junction Temperatures

Figure.3 On-Resistance vs Drain Current For Various Gate Voltage

Figure.4 Typical On-Resistance vs Junction Temperature






Typical Feature Curve
Figure.5 Typical Threshold Voltage vs Junction Temperature

Figure.6 Typical Breakdown Voltage vs Junction Temperature

Figure.7 Typical Capacitance vs Drain to Source Voltage

Figure.8 Typical Gate Charge vs Gate to Source Voltage
















Figure.9 Typical Body Diode Characteristics

Figure.10 Maximum power Dissipation Derating vs Case Temperature

Figure.11 Safe Operating Area


Figure.12 Transient Thermal Impedance (Junction - Case)



Test Circuits and Waveforms

Peak Diode Recovery dv/dt Test Circuit

Peak Diode Recovery dv/dt Waveforms


Switching Test Circuit
Switching Waveforms

Gate Charge Test Circuit
Gate Charge Waveform

Unclamped Inductive Switching Test Circuit
Unclamped Inductive Switching Waveforms

Package outline drawing(TO-220F Unit: mm)


Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the specifications at the time of sale. Testing, reliability and quality control are used to the extent Reasunos deems necessary to support this warranty. Except where agreed upon by contract, actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all express or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which: a. are intended for surgical implant into the human body, b. support or sustain life, c. whose failure to when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.