

600V High and Low Side Driver

PRODUCT SUMMARY

• V_{OFFSET}	600 V max.
• $I_{\text{O+/-}}$	4 A / 4 A
• V_{OUT}	7 V - 20 V
• $t_{\text{on/off}}$ (typ.)	170ns / 170ns

GENERAL DESCRIPTION

The SiLM22868 is a high voltage, high speed power MOSFET and IGBT drivers with independent high- and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 600 V.

FEATURES

- Floating channel designed for bootstrap operation
- Fully operational to +600 V
- Low V_{CC} operation
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 7 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V, and 5 V logic compatible
- Cross-conduction prevention logic
- CMOS Schmitt-triggered inputs with pull-down
- Matched propagation delay for both channels
- Outputs in phase with inputs
- RoHS compliant
- SOP8 package

TYPICAL APPLICATION CIRCUIT




Figure 1. Typical Application Circuit

Table of Contents

Product Summary1

General Description1

Features1

Typical Application Circuit1

Pin Configuration3

Pin Description.....3

Ordering Information3

Industrial Range: -40°C To +125°C3

Absolute Maximum Ratings5

Recommended Operation Conditions5

Dynamic Electrical Characteristics6


Static Electrical Characteristics6

Switching And Timing Relationships7

Package Case Outlines8

Revision History9

PIN CONFIGURATION

Package	Pin Configuration (Top View)
SOP8	

PIN DESCRIPTION

No.	Pin	Description
1	V _{CC}	Low-side and logic fixed supply
2	HIN	Logic input for high-side gate driver output (HO), in phase
3	LIN	Logic input for low-side gate driver output (LO), in phase
4	COM	Low-side return
5	LO	Low-side gate drive output
6	V _S	High-side floating supply return
7	HO	High-side gate drive output
8	V _B	High-side floating supply

ORDERING INFORMATION

Industrial Range: -40°C to +125°C

Order Part No.	Package	QTY
SiLM22868CA-DG	SOP8, Pb-Free	2500/Reel


FUNCTIONAL BLOCK DIAGRAM


Figure 2. Block Diagram

ABSOLUTE MAXIMUM RATINGS

Symbol	Definition	Min.	Max.	Units
V_B	High-side floating absolute voltage	-0.3	625	V
V_S	High-side floating supply offset voltage	$V_B - 25$	$V_B + 0.3$	
V_{HO}	High-side floating output voltage	$V_S - 0.3$	$V_B + 0.3$	
V_{CC}	Low-side and logic fixed supply voltage	-0.3	25	
V_{LO}	Low-side output voltage	-0.3	$V_{CC} + 0.3$	
V_{IN}	Logic input voltage (HIN & LIN)	-0.3	$V_{CC} + 0.3$	
dV_S/dt	Allowable offset supply voltage transient	---	50	V/ns
P_D	Package power dissipation @ $T_A \leq +25^\circ\text{C}$	---	0.625	W
θ_{JA}	Thermal resistance, junction to ambient	---	200	$^\circ\text{C/W}$
T_J	Junction temperature	---	150	$^\circ\text{C}$
T_S	Storage temperature	-55	150	
T_L	Lead temperature (soldering, 10 seconds)	---	300	

Note: Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

RECOMMENDED OPERATION CONDITIONS

Symbol	Definition	Min.	Max.	Units
V_B	High-side floating absolute voltage	$V_S + 7$	$V_S + 20$	V
V_S	High-side floating supply offset voltage	-8	600	
V_{HO}	High-side floating output voltage	V_S	V_B	
V_{CC}	Low-side and logic fixed supply voltage	7	20	
V_{LO}	Low-side output voltage	0	V_{CC}	
V_{IN}	Logic input voltage (HIN & LIN)	0	V_{CC}	
T_A	Ambient temperature	- 40	125	$^\circ\text{C}$

DYNAMIC ELECTRICAL CHARACTERISTICS

V_{BIAS} (V_{CC} , V_{BS}) = 15 V, C_L = 1000 pF and T_A = 25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
t_{on}	Turn-on propagation delay	$V_S = 0$ V	---	170	250	ns
t_{off}	Turn-off propagation delay	$V_S = 0$ V	---	170	250	
t_r	Turn-on rise time		---	20	35	
t_f	Turn-off fall time		---	15	25	
DT	Deadtime			200	300	
MT	Delay matching, HS & LS turn-on/off		---	---	20	

STATIC ELECTRICAL CHARACTERISTICS

V_{BIAS} (V_{CC} , V_{BS}) = 15 V and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} , and I_{IN} parameters are referenced to COM and are applicable to all logic input leads: HIN and LIN. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{IH}	Logic "1" input voltage threshold		1.6	2.0	2.5	V
V_{IL}	Logic "0" input voltage threshold		0.8	1.2	1.5	
V_{OH}	High level output voltage, $V_{BIAS} - V_O$	$I_O = 20$ mA	---	---	0.2	
V_{OL}	Low level output voltage, V_O		---	---	0.15	
I_{LK}	Offset supply leakage current	$V_B = V_S = 600$ V	---	---	50	μ A
I_{QBS}	Quiescent V_{BS} supply current	$V_{IN} = 0$ V	20	60	100	
I_{QCC}	Quiescent V_{CC} supply current		80	170	300	
I_{IN+}	Logic "1" input bias current	$HIN=LIN = 5V$	---	---	35	
I_{IN-}	Logic "0" input bias current	$HIN=LIN = 0V$	---	---	5	
V_{BSUV+}	V_{BS} supply undervoltage positive going threshold		5.65	6.25	6.85	V
V_{BSUV-}	V_{BS} supply undervoltage negative going threshold		5.15	5.75	6.35	
V_{CCUV+}	V_{CC} supply undervoltage positive going threshold		5.65	6.25	6.85	V
V_{CCUV-}	V_{CC} supply undervoltage negative going threshold		5.15	5.75	6.35	
I_{O+}	Output high short circuit pulsed current ¹	$V_O = 0$ V, $V_{IN} = \text{Logic "1"}$, $PW \leq 10$ μ s		4.0		A
I_{O-}	Output low short circuit pulsed current ¹	$V_O = 15$ V, $V_{IN} = \text{Logic "0"}$, $PW \leq 10$ μ s		4.0		

(1) Ensured by design.

SWITCHING AND TIMING RELATIONSHIPS

The relationships between the input and output signals of the SiLM22867 are illustrated below in Figure 3, Figure 4. These figures show the definitions of several timing parameters (i.e., t_{on} , t_{off} , t_r , and t_f) associated with this device.




Figure 3. Input/Output Timing Diagram




Figure 4. Switching Time Waveform




Figure 5. Delay Matching Waveform




Figure 6. Dead Time Waveform

PACKAGE CASE OUTLINES




Figure 7. SOP8 Outline Dimensions

REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)
Rev 0.1 datasheet, 2024-10-30	
Whole document	Initial datasheet draft