P25D22L/12L/07L

Ultra Low Power, 2M/1M/512K-bit Serial Standard and Dual I/O Flash Memory Datasheet

Aug. 01, 2020

Performance Highlight

- ♦ Wide Supply Range from 1.65 to 2.0V for Read, Erase and Program
- ◆ Ultra Low Power consumption for Read, Erase and Program
- ♦ X1, X2 Multi I/O Support
- ◆ High reliability with 100K cycling and 10 Year-retention



Puya Semiconductor (Shanghai) Co., Ltd

Puya Semiconductor Page 1 of 47

Contents

| 1 | Overv | iew | 3 |
|----|--------------|---|----|
| 2 | Descr | iption | 4 |
| 3 | Pin De | efinition | 5 |
| | 3.1 | Pin Configurations | 5 |
| | 3.2 | Pin Descriptions | |
| 4 | Block | Diagram | |
| 5 | | ical Specifications | |
| - | 5.1 | Absolute Maximum Ratings | |
| | 5.2 | DC Characteristics | |
| | 5.3 | AC Characteristics | |
| | 5.4 | AC Characteristics for Program and Erase | |
| | 5.5 | Operation Conditions | |
| 6 | | Protection | |
| 7 | | ory Address Mapping | |
| 8 | | e Operation | |
| 9 | | nands | |
| 9 | | | |
| | 9.1 | Commands listing | |
| | 9.2 | Write Enable (WREN) | |
| | 9.3 | Write Disable (WRDI) | |
| | 9.4 | Write Enable for Volatile Status Register | |
| | 9.5 | Read Status Register (RDSR) | |
| | 9.6 | Read Configure Register (RDCR) | |
| | 9.7 | Write Status Register (WRSR) | |
| | 9.8 | Write Configure Register (WRCR) | |
| | 9.9 | Read Data Bytes (READ) | |
| | 9.10 | Read Data Bytes at Higher Speed (FAST_READ) Dual Read Mode (DREAD) | |
| | 9.11 | | |
| | 9.12 | 2 X IO Read Mode (2READ) | |
| | 9.13 | Page Erase (PE) | |
| | 9.14 | Sector Erase (SE) | |
| | 9.15 | Block Erase (BE32K) | |
| | 9.16 | Block Erase (BE) | |
| | 9.17 | Chip Erase (CE) | |
| | 9.18 | | |
| | 9.19 | Deep Power-down (DP) | |
| | 9.20 | Read Electronic Manufacturer ID & Device ID (REMS) | |
| | 9.21 | Read Identification (RDID) | |
| | 9.22 9.23 | No Operation (NOP) | |
| | 9.24 | Software Reset (RSTEN/RST) | |
| | 9.24 | | |
| 10 | | Read Unique ID(RUID)/alid Part Numbers and Top Marking | |
| 10 | | · · · | |
| 11 | | Package Information | |
| | 11.1 | 8-Lead SOP(150mil) | |
| | 11.2 | 8-Lead SOP(208mil) | |
| | 11.3 | 8-Lead TSSOP | |
| | 11.4 | 8-Land USON(3x2x0.55mm) | |
| | 11.5 | 8-Land USON(3x2x0.45mm) | |
| | 11.6 | 8-Land USON(3x4x0.55mm) | |
| 12 | F | Revision History | 47 |

1 Overview

General

- Single 1.65V to 2.0V supply
- Industrial Temperature Range -25C to 85C
- Serial Peripheral Interface (SPI) Compatible: Mode 0 and Mode 3
- · Single, Dual IO mode
 - 2M/1M/512K x 1 bit
 1M/512K/256K x 2 bits
- Flexible Architecture for Code and Data Storage
 - Uniform 256-byte Page Program
 Uniform 256-byte Page Erase
 Uniform 4K-byte Sector Erase
 Uniform 32K/64K-byte Block Erase
 - Full Chip Erase
- Hardware Controlled Locking of Protected Sectors by WP Pin
- 128 bit unique ID for each device
- Fast Program and Erase Speed
 - 2ms Page program time12ms Page erase time
 - 12ms 4K-byte sector erase time
 - 12ms 32K-byte block erase time
 - 12ms 64K-byte block erase time
- JEDEC Standard Manufacturer and Device ID Read Methodology
- Ultra Low Power Consumption
 - 0.07uA Typical Deep Power Down current @1.8V
 - 8uA Typical Standby current @1.8V
 - 0.7mA Active Read current at 33MHz
 - 1.6mA Active Program or Erase current
- High Reliability
 - 100,000 Program / Erase Cycles
 - 10-year Data Retention
- Industry Standard Green Package Options
 - 8-pin SOP (150mil/208mil)/TSSOP/USON
 - KGD for SiP

2 Description

The P25D22L/12L/07L is a serial interface Flash memory device designed for use in a wide variety of high-volume consumer based applications in which program code is shadowed from Flash memory into embedded or external RAM for execution. The flexible erase architecture of the device, with its page erase granularity it is ideal for data storage as well, eliminating the need for additional data storage devices.


The erase block sizes of the device have been optimized to meet the needs of today's code and data storage applications. By optimizing the size of the erase blocks, the memory space can be used much more efficiently. Because certain code modules and data storage segments must reside by themselves in their own erase regions, the wasted and unused memory space that occurs with large sectored and large block erase Flash memory devices can be greatly reduced. This increased memory space efficiency allows additional code routines and data storage segments to be added while still maintaining the same overall device density.

Specifically designed for use in many different systems, the device supports read, program, and erase operations with a wide supply voltage range of 1.65V to 2.0V. No separate voltage is required for programming and erasing.

Puya Semiconductor Page 4 of 47

3 Pin Definition

3.1 Pin Configurations




8-PIN SOP (150mil/208mil) and TSSOP

3.2 Pin Descriptions

| No. | Symbol | Extension | Remarks |
|-----|--------|-----------|---|
| 1 | CS# | | Chip select |
| 2 | SO | SIO1 | Serial data output for 1 x I/O Serial data input and output for 2 x I/O read mode |
| 3 | WP# | - | Write protection active low |
| 4 | GND | - | Ground of the device |
| 5 | SI | SIO0 | Serial data input for 1x I/O Serial data input and output for 2 x I/O read mode |
| 6 | SCLK | | Serial interface clock input |
| 7 | NC | - | Not connected |
| 8 | Vcc | | Power supply of the device |

Puya Semiconductor Page 5 of 47

4 Block Diagram



Puya Semiconductor Page 6 of 47

5 Electrical Specifications

5.1 Absolute Maximum Ratings

| Storage | Temperature | 65°0 | C to | +150 | °C |
|---------|-------------|----------|------|------|----|
| | | | | | |

- Operation Temperature-25°C to +85°C
- Maximum Operation Voltage...... 2.5V
- Voltage on Any Pin with respect to Ground.....-0.6V to + 2.5V
- DC Output Current5.0 mA

NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


Table 5-1 Pin Capacitance^[1]

| Symbol | Parameter | Max. | Units | Test Condition |
|--------|--------------------|------|-------|-----------------------|
| Соит | Output Capacitance | 8 | pF | V _{OUT} =GND |
| Cin | Input Capacitance | 6 | pF | V _{IN} =GND |

Note:

1. Test Conditions: T_A= 25°C, F = 1MHz, Vcc = 1.8V.

Figure 5-1 Maximum Overshoot Waveform






Figure 5-2 Input Test Waveforms and Measurement Level





Figure 5-3 Output Loading



Puya Semiconductor Page 7 of 47

5.2 DC Characteristics

Table 5-2 DC parameters(Ta=-25°C to +85°C)

| • | | o list | 1. | 65V to 2.0 | V | Units |
|------------------|-------------------------|--|---------|------------------------------|--------|-------|
| Sym. | Parameter | Conditions | Min. | Тур. | Max. | |
| I _{DPD} | Deep power down current | CS#=Vcc, all other inputs at 0V or Vcc | | 0.07 | 1 | uA |
| I _{SB} | Standby current | CS#, WP#=VIH all inputs at CMOS levels | | 10 | 15 | uA |
| 1 | Low power read current | f=1MHz; IOUT=0mA | | 0.3 | 0.5 | mA |
| I _{CC1} | (03h) | f=33MHz; IOUT=0mA | | 0.7 | 1.5 | mA |
| | Dood suggest (ODb) | f=50MHz; IOUT=0mA | | 1.0 | 1.5 | mA |
| I _{CC2} | Read current (OBh) | f=85MHz; IOUT=0mA | | 1.5 | 2.5 | mA |
| Іссз | Program current | CS#=Vcc | | 1.6 | 2.0 | mA |
| I _{CC4} | Erase current | CS#=Vcc | | 1.6 | 2.0 | mA |
| ILI | Input load current | All inputs at CMOS level | 7 | | 1.0 | uA |
| ILO | Output leakage | All inputs at CMOS level | | | 1.0 | uA |
| V _{IL} | Input low voltage | | | X Y Y Y Y Y Y Y Y Y Y | 0.3Vcc | V |
| V _{IH} | Input high voltage | | 0.7Vcc | | | V |
| V _{OL} | Output low voltage | IOL=100uA | | | 0.2 | V |
| Vон | Output high voltage | IOH=-100uA | Vcc-0.2 | | | V |

Note:

Puya Semiconductor Page 8 of 47

^{1.} Typical values measured at 1.8V @ 25°C for 1.65V to 2.0V.

5.3 AC Characteristics

Table 5-3 AC parameters(Ta=-25°C to +85°C)

| | | | | 1.65V~2.0\ | / | |
|----------|------|---|-----------|------------|-----|------|
| Symbol | Alt. | Parameter | min | typ | max | Unit |
| fSCLK | fC | Clock Frequency for the following instructions: FAST_READ, PP, SE, BE32K, BE, CE, DP, RES, WREN, WRDI, RDID, RDSR, RDCR, WRSR, WRCR, RUID | | | 70 | MHz |
| fRSCLK | fR | Clock Frequency for READ instruction | | | 30 | MHz |
| fTSCLK | fT | Clock Frequency for DREAD instructions and 2READ instructions with 8 dummy CLK | | | 70 | MHz |
| | fQ | Clock Frequency for 2READ instructions with 4 dummy CLK | | | 50 | MHz |
| tCH(1) | tCLH | Clock High Time for READ instruction Clock High Time | 13 6.5 | | | ns |
| tCL(1) | tCLL | Clock Low Time for READ instruction Clock Low Time (fSCLK) 45% x (1fSCLK) | 13 6.5 | | | ns |
| tCLCH(4) | | Clock Rise Time (peak to peak) | 0.1 | | | v/ns |
| tCHCL(4) | | Clock Fall Time (peak to peak) | 0.1 | | | v/ns |
| tSLCH | tCSS | CS# Active Setup Time (relative to SCLK) | 5 | | | ns |
| tCHSL | | CS# Not Active Hold Time (relative to SCLK) | 5 | | | ns |
| tDVCH | tDSU | Data In Setup Time | 2 | | | ns |
| tCHDX | tDH | Data In Hold Time | 3 | | | ns |
| tCHSH | | CS# Active Hold Time (relative to SCLK) | 5 | | | ns |
| tSHCH | | CS# Not Active Setup Time (relative to SCLK) | 5 | | | ns |
| | | CS# Deselect Time From Read to next Read | 20 | | | ns |
| tSHSL | tCSH | CS# Deselect Time From Write, Erase, Program to Read Status Register | 30 | | | ns |
| tSHQZ(7) | tDIS | Output Disable Time | | | 6 | ns |
| tCLQV | tV | Clock Low to Output Valid Loading 30pF | | | 7 | ns |
| | | Clock Low to Output Valid Loading 15pF | | | 6 | ns |
| tCLQX | tHO | Output Hold Time | 0 | | | ns |
| tWHSL(3) | | Write Protect Setup Time | 20 | | | ns |
| tSHWL(3) | | Write Protect Hold Time | 100 | | | ns |
| tDP | | CS# High to Deep Power-down Mode | | | 3 | us |
| tRES1 | | CS# High To Standby Mode Without Electronic Signature Read | | | 8 | us |
| tRES2 | | CS# High To Standby Mode With Electronic Signature Read | | | 8 | us |
| tW | | Write Status Register Cycle Time | | 8 | 12 | ms |
| tReady | | Reset recovery time (for erase/program operation except WRSR) | | | 30 | us |
| | | Reset recovery time (for WRSR operation) | | 8 | 12 | ms |

Puya Semiconductor Page 9 of 47

5.4 AC Characteristics for Program and Erase

Table 5-4 AC parameters for program and erase(Ta=-25°C to +85°C)

| Sum | Darameter | | 1.65V to 2. | 0V | ms ms ms |
|------------------|-------------------------------------|------|-------------|------|----------------|
| Sym. | Parameter | Min. | Тур. | Max. | Units |
| t _{PP} | Page program time (up to 256 bytes) | | 2 | 3 | ms |
| t _{PE} | Page erase time | | 12 | 20 | ms |
| t _{SE} | Sector erase time | | 12 | 20 | ms |
| t _{BE1} | Block erase time for 32K bytes | | 12 | 20 | ms |
| t _{BE2} | Block erase time for 64K bytes | | 12 | 20 | ms |
| t _{CE} | Chip erase time | | 12 | 20 | ms |

Note:

- 1. tCH + tCL must be greater than or equal to 1/ Frequency.
- 2. Typical values given for TA=25°C. Not 100% tested.
- 3. Only applicable as a constraint for a WRSR instruction.
- 4. The value guaranteed by characterization, not 100% tested in production.

Figure 5-4 Serial Input Timing




Figure 5-5 Output Timing





Figure 5-7 WP Timing



Puya Semiconductor Page 10 of 47

5.5 Operation Conditions

At Device Power-Up and Power-Down

AC timing illustrated in "Figure AC Timing at Device Power-Up" and "Figure Power-Down Sequence" are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.

Figure 5-8 AC Timing at Device Power-Up





Figure 5-9 Power-up Timing




Power Up/Down and Voltage Drop

For Power-down to Power-up operation, the VCC of flash device must below VPWD for at least tPWD timing.

Please check the table below for more detail.

Puya Semiconductor Page 11 of 47

Figure 5-10Power down-up Timing



| Symbol | Parameter | min | max | unit |
|--------|---|------|--------|------|
| VPWD | VCC voltage needed to below VPWD for ensuring initialization will occur | | 1 | V |
| tPWD | The minimum duration for ensuring initialization will occur | 300 | | us |
| tVSL | VCC(min.) to device operation | 150 | | us |
| tVR | VCC Rise Time | 1 | 500000 | us/V |
| VWI | Write Inhibit Voltage | 1.45 | 1.55 | V |

Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

Puya Semiconductor Page 12 of 47

6 Data Protection

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Power-on reset: to avoid sudden power switch by system power supply transition, the power-on reset may protect the Flash.
- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before issuing other commands to change data.
- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- Hardware Protection Mode: WP# going low to protected the BP0~BP4bits and SRP bits
- Deep Power-Down Mode: By entering deep power down mode, the flash device is under protected from writing all commands except the Release form Deep Power-Down Mode command.

Table 6-1. Protected Area Sizes P25D22L Protected Area Sizes

| | S | tatus b | it | | | Memory Cont | ent | |
|-----|-----|---------|-----|-----|---------|---------------------------|---------|------------|
| BP4 | BP3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion |
| 0 | х | Х | 0 | 0 | NONE | NONE | NONE | NONE |
| 0 | 0 | Х | 0 | 1 | 3 | 030000H-03FFFFH | 64KB | Upper 1/4 |
| 0 | 0 | Х | 1 | 0 | 2 and 3 | 020000H-03FFFFH | 128KB | Upper 1/2 |
| 0 | 1 | Х | 0 | 1 | 0 | 000000H-00FFFFH | 64KB | Lower 1/4 |
| 0 | 1 | Х | 1 | 0 | 0 and 1 | 000000H-01FFFFH | 128KB | Lower 1/2 |
| 0 | х | Х | 1 | 1 | 0 to 3 | 000000H-03FFFFH | 256KB | ALL |
| 1 | х | 0 | 0 | 0 | NONE | NONE | NONE | NONE |
| 1 | 0 | 0 | 0 | 1 | 3 | 03F000H-03FFFFH | 4KB | Upper 1/64 |
| 1 | 0 | 0 | 1 | 0 | 3 | 03E000H-03FFFFH | 8KB | Upper 1/32 |
| 1 | 0 | 0 | 1 | 1 | 3 | 03C000H-03FFFFH | 16KB | Upper 1/16 |
| 1 | 0 | 1 | 0 | х | 3 | 038000H-03FFFFH | 32KB | Upper 1/8 |
| 1 | 0 | 1 | 1 | 0 | 3 | 038000H-03FFFFH | 32KB | Upper 1/8 |
| 1 | 1 | 0 | 0 | 1 | 0 | 000000H-000FFFH | 4KB | Lower 1/64 |
| 1 | 1 | 0 | 1 | 0 | 0 | 000000H-001FFFH | 8KB | Lower 1/32 |
| 1 | 1 | 0 | 1 | 1 | 0 | 000000H-003FFFH | 16KB | Lower 1/16 |
| 1 | 1 | 1 | 0 | х | 0 | 0 000000H-007FFFH 32KB | | Lower 1/8 |
| 1 | 1 | 1 | 1 | 0 | 0 | 000000H-007FFFH 32KB Lowe | | Lower 1/8 |
| 1 | х | 1 | 1 | 1 | 0 to 3 | 000000H-03FFFFH | 256KB | ALL |

Puya Semiconductor Page 13 of 47

P25D12L Protected Area Sizes

| | S | tatus b | it | | | Memory Cont | tent | |
|-----|-----|---------|-----|-----|--------|-----------------|---------|------------|
| BP4 | BP3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion |
| 0 | х | Х | 0 | 0 | NONE | NONE NONE | | NONE |
| 0 | 0 | Х | 0 | 1 | 1 | 010000H-01FFFFH | 64KB | Upper 1/2 |
| 0 | 1 | Х | 0 | 1 | 0 | 000000H-00FFFFH | 64KB | Lower 1/2 |
| 0 | х | Х | 1 | Х | 0 to 1 | 000000H-01FFFFH | 128KB | ALL |
| 1 | Х | 0 | 0 | 0 | NONE | NONE | NONE | NONE |
| 1 | 0 | 0 | 0 | 1 | 1 | 01F000H-01FFFFH | 4KB | Upper 1/32 |
| 1 | 0 | 0 | 1 | 0 | 1 | 01E000H-01FFFFH | 8KB | Upper 1/16 |
| 1 | 0 | 0 | 1 | 1 | 1 | 01C000H-01FFFFH | 16KB | Upper 1/8 |
| 1 | 0 | 1 | 0 | х | 1 | 018000H-01FFFFH | 32KB | Upper 1/4 |
| 1 | 0 | 1 | 1 | 0 | 1 | 018000H-01FFFFH | 32KB | Upper 1/4 |
| 1 | 1 | 0 | 0 | 1 | 0 | 000000H-000FFFH | 4KB | Lower 1/32 |
| 1 | 1 | 0 | 1 | 0 | 0 | 000000H-001FFFH | 8KB | Lower 1/16 |
| 1 | 1 | 0 | 1 | 1 | 0 | 000000H-003FFFH | 16KB | Lower 1/8 |
| 1 | 1 | 1 | 0 | х | 0 | 000000H-007FFFH | 32KB | Lower 1/4 |
| 1 | 1 | 1 | 1 | 0 | 0 | 000000H-007FFFH | 32KB | Lower 1/4 |
| 1 | х | 1 | 1 | 1 | 0 to 1 | 000000H-01FFFFH | 128KB | ALL |

P25D07L Protected Area Sizes (CMP bit = 0)

| | S | tatus b | it | | | Memory Cont | ent | |
|-----|-----|---------|-----|-----|--------|-----------------|---------|------------|
| BP4 | BP3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion |
| 0 | Х | Х | Х | 0 | NONE | NONE | NONE | NONE |
| 0 | Х | Х | х | 1 | 0 | 000000H-00FFFFH | 64KB | ALL |
| 1 | Х | 0 | 0 | 0 | NONE | NONE | NONE | NONE |
| 1 | 0 | 0 | 0 | 1 | 0 | 00F000H-00FFFFH | 4KB | Upper 1/16 |
| 1 | 0 | 0 | 1 | 0 | 0 | 00E000H-00FFFFH | 8KB | Upper 1/8 |
| 1 | 0 | 0 | 1 | 1 | 0 | 00C000H-00FFFFH | 16KB | Upper 1/4 |
| 1 | 0 | 1 | 0 | х | 0 | 008000H-00FFFFH | 32KB | Upper 1/2 |
| 1 | 0 | 1 | 1 | 0 | 0 | 008000H-00FFFFH | 32KB | Upper 1/2 |
| 1 | 1 | 0 | 0 | 1 | 0 | 000000H-000FFFH | 4KB | Lower 1/16 |
| 1 | 1 | 0 | 1 | 0 | 0 | 000000H-001FFFH | 8KB | Lower 1/8 |
| 1 | 1 | 0 | 1 | 1 | 0 | 000000H-003FFFH | 16KB | Lower 1/4 |
| 1 | 1 | 1 | 0 | х | 0 | 000000H-007FFFH | 32KB | Lower 1/2 |
| 1 | 1 | 1 | 1 | 0 | 0 | 000000H-007FFFH | 32KB | Lower 1/2 |
| 1 | X | 1 | 1 | 1 | 0 | 000000H-00FFFFH | 64KB | ALL |

Note:

- 1. X=don't care
- 2. If any erase or program command specifies a memory that contains protected data portion, this command will be ignored.

Puya Semiconductor Page 14 of 47

7 Memory Address Mapping

The memory array can be erased in three levels of granularity including a full chip erase. The size of the erase blocks is optimized for both code and data storage applications, allowing both code and data segments to reside in their own erase regions.

P25D22L Memory Organization

| Block64K | Block32K | Sector | Addres | s Range |
|----------|----------|--------|---------|---------|
| | , | 63 | 03F000H | 03FFFFH |
| 3 | 7 - 6 | ••••• | ••••• | |
| | | 48 | 030000Н | 030FFFH |
| | | 47 | 02F000H | 02FFFFH |
| 2 | 5 - 4 | ••••• | | |
| | | 32 | 020000Н | 020FFFH |
| | | 31 | 01F000H | 01FFFFH |
| 1 | 3 - 2 | ••••• | | |
| | · | 16 | 010000H | 010FFFH |
| | | 15 | 00F000H | 00FFFFH |
| 0 | 1 - 0 | | | |
| | | 0 | 000000Н | 000FFFH |

P25D12L Memory Organization

| Block64K | Block32K | Sector | Address Range | | |
|----------|----------|----------|---------------|---------|--|
| | | | 01F000H | 01FFFFH | |
| 1 | 3 - 2 | | ••••• | ••••• | |
| | | 16 | 010000H | 010FFFH | |
| | | 15 | 00F000H | 00FFFFH | |
| 0 | 1-0 | — | | ••••• | |
| | | 0 | 000000Н | 000FFFH | |

P25D07L Memory Organization

| Block64K | Block32K | Sector | Address Range | | |
|----------|----------|--------|---------------|---------|--|
| | | 15 | 00F000H | 00FFFFH | |
| | 1 | ••••• | ••••• | ••••• | |
| 0 | | 8 | 008000Н | 008FFFH | |
| | 0 | 7 | 007000Н | 007FFFH | |
| | | ••••• | ••••• | | |
| | | 0 | 000000Н | 000FFFH | |

Puya Semiconductor Page 15 of 47

8 Device Operation

Before a command is issued, status register should be checked to ensure device is ready for the intended operation.

When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z. When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge.

Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of serial peripheral interface mode 0 and mode 3 is shown as Figure 8-1.

For the following instructions: RDID, RDSR, READ, FAST_READ, DREAD, 2READ, RES, REMS, the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, WRCR, PE, SE, BE32K, BE, CE, PP, DP, RSTEN, RST, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.

During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.




Figure 8-1 Serial Peripheral Interface Modes Supported

Note:

CPOL indicates clock polarity of serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which serial mode is supported.

Standard SPI

The P25D22L/12L/07L features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The P25D22L/12L/07L supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Puya Semiconductor Page 16 of 47

9 Commands

9.1 Commands listing

Figure 10-1 Command set

| Commands | Abbr. | Code | ADR Bytes | DMY Bytes | Data Bytes | Function description | | |
|--------------------------|-------|------|--------------|--------------|---------------|--|--|--|
| Read | | | | | | | | |
| Read Array (fast) | FREAD | 0Bh | 3 | 1 | 1+ | n bytes read out until CS# goes high | | |
| Read Array (low power) | READ | 03h | 3 | 0 | 1+ | n bytes read out until CS# goes high | | |
| Read Dual Output | DREAD | 3Bh | 3 | 1 | 1+ | n bytes read out by Dual output | | |
| Read 2x I/O | 2READ | BBh | 3 | 1 | 1+ | n bytes read out by 2 x I/O | | |
| Program and Erase | | | | | | | | |
| Page Erase | PE | 81h | 3 | 0 | 0 | erase selected page | | |
| Sector Erase (4K bytes) | SE | 20h | 3 | 0 | 0 | erase selected sector | | |
| Block Erase (32K bytes) | BE32 | 52h | 3 | 0 | 0 | erase selected 32K block | | |
| Block Erase (64K bytes) | BE64 | D8h | 3 | 0 | 0 | erase selected 64K block | | |
| Chin France | CE | 60h | 0 | 0 | 0 | erase whole chip | | |
| Chip Erase | CE | C7h | 0 | 0 | 0 | erase whole chip | | |
| Page Program | PP | 02h | 3 | 0 | 1+ | program selected page | | |
| Protection | | | | | | | | |
| Write Enable | WREN | 06h | 0 | 0 | 0 | sets the (WEL) write enable latch bit | | |
| Write Disable | WRDI | 04h | 0 | 0 | 0 | resets the (WEL) write enable latch bit | | |
| Volatile SR Write Enable | VWREN | 50h | 0 | 0 | 0 | Write enable for volatile status register | | |
| Status Register | | | | | | | | |
| Read Status Register -0 | RDSR | 05h | 0 | 0 | 1 | read out status register | | |
| Read Configure Register | RDCR | 15h | 0 | 0 | 1 | Read out configure register | | |
| Write Status Register | WRSR | 01h | 0 | 0 | 1 | Write data to status/configuration registers | | |
| Write Configure Register | WRCR | 11h | 0 | 0 | 1 | Write data to configuration register | | |

Puya Semiconductor Page 17 of 47

Command set (Cont'd)

| Commands | Abbr. | Code | ADR Bytes | DMY Bytes | Data Bytes | Function |
|-------------------------|---------|------|--------------|--------------|---------------|---|
| Other Commands | | | | | | |
| Reset Enable | RSTEN | 66h | 0 | 0 | 0 | Enable reset |
| Reset | RST | 99h | 0 | 0 | 0 | Reset |
| Read | RDID | 9Fh | 0 | 0 | 1 to | output JEDEC ID: 1-byte manufacturer ID & |
| Manufacturer/device ID | KUIU | 9711 | U | U | 3 | 2-byte device ID |
| Read Manufacture ID | REMS | 90h | 3 | | 1+ | Read manufacturer ID/device ID data |
| Deep Power-down | DP | B9h | 0 | 0 | 0 | enters deep power-down mode |
| Release Deep Power- | RDP/RES | ABh | 3 | 0 | 1 | Read electronic ID data |
| down/Read Electronic ID | NDF/RE3 | ADII | 3 | U | 1 | neau electronic ib data |
| Read unique ID | RUID | 4Bh | | 4 | 1+ | Read unique ID |

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1


Puya Semiconductor Page 18 of 47

9.2 Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, PE,SE, BE32K,BE, CE, and WRSR which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→ sending WREN instruction code→ CS# goes high.

Figure 10-2 Write Enable (WREN) Sequence (Command 06)



9.3 Write Disable (WRDI)


The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→ sending WRDI instruction code→ CS# goes high.

The WEL bit is reset by following situations:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Page Erase (PE) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE32K,BE) instruction completion
- Chip Erase (CE) instruction completion
- Reset (RST) instruction completion

Figure 10-3 Write Disable (WRDI) Sequence (Command 04)



Puya Semiconductor Page 19 of 47

9.4 Write Enable for Volatile Status Register

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

The sequence of issuing Write Enable for Volatile Status Register instruction is: CS# goes low→ sending Write Enable for Volatile Status Register instruction code→ CS# goes high.

CS#

SCLK

0 1 2 3 4 5 6 7

SCLK

Command(50H)

SI

SO

High-Z

Figure 10-4 Write Enable for Volatile Status Register Sequence (Command 50)

9.5 Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register data out on SO. The SIO[3:1] are "don't care".




Figure 10-5 Read Status Register (RDSR) Sequence (Command 05)

Status Register

| S 7 | S6 | S5 | S4 | S3 | S2 | S 1 | S0 |
|------------|-----|-----|-----|-----|-----|------------|-----|
| SRP | BP4 | BP3 | BP2 | BP1 | BP0 | WEL | WIP |

The definition of the status register bits is as below:

Puya Semiconductor Page 20 of 47

WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table "Protected Area Sizes").becomes protected against Page Program (PP), Page Erase (PE), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, only if the Block Protect (BP4, BP3, BP2, BP1 and BP0) are set to "None protected".

SRP bits.

The Status Register Protect (SRP) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection

| SRP | WP# | Status Register | Description | | | | | |
|-----|-----|----------------------|--|--|--|--|--|--|
| 0 | х | Software Protected | The Status Register can be written to after a Write Enable command, WEL=1.(Default) | | | | | |
| 1 | 0 | Hardware Protected | WP#=0,the Status Register locked and can not be written to. | | | | | |
| 1 | 1 | Hardware Unprotected | WP#=1,the Status Register is unlocked and can be written to after a Write Enable command, WEL=1. | | | | | |


Puya Semiconductor Page 21 of 47

9.6 Read Configure Register (RDCR)

The RDCR instruction is for reading Configure Register Bits. The Read Configure Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDCR instruction is: CS# goes low→ sending RDCR instruction code→ Configure Register data out on SO. The SIO[3:1] are "don't care".

Figure 10-6 Read Status Register (RDCR) Sequence (Command 15)



Configure Register

| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------|----------|----------|----------|----------|----------|----------|----------|
| DC | Reserved |

DC bit

The Dummy Cycle (DC) bit can be used to configure the number of dummy clocks for "SPI 2 X IO Read (BBH)" command.

Table Dummy Cycle Table

| SPI command | DC | Number of dummy |
|-------------|------------|-----------------|
| RRH | 0(default) | 4 |
| ррп | 1 | 8 |

Reserved bit.

When write status register, the data of reserved bit must keep to "0".

Puya Semiconductor Page 22 of 47

9.7 Write Status Register (WRSR)


The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL). CS# must be driven high after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tW) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP) bits in accordance with the Write Protect (WP#) signal. The SRP bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register command is not executed once the Hardware Protected Mode is entered.

The sequence of issuing WRSR instruction is: CS# goes low→ sending WRSR instruction code→ Status Register data on SI→CS# goes high.

The CS# must go high exactly at the 8 bits data boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

Figure 10-8Write Status Register (WRSR) Sequence (Command 01)



Puya Semiconductor Page 23 of 47

9.8 Write Configure Register (WRCR)

The Write Configure Register (WRCR) command allows new values to be written to the Configure Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch.

The sequence of issuing WRCR instruction is: CS# goes low→ sending WRCR instruction code→ Configure Register data on SI→CS# goes high.

The CS# must go high exactly at the 8 bits data boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Configure Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

CS#

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

SCLK

Command

Configure Register in

SI

11H

7 6 5 4 3 2 1 0

MSB

High - Z

Figure 10-9Write Configure Register (WRCR) Sequence (Command 11)

9.9 Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low \rightarrow sending READ instruction code \rightarrow 3-byte address on SI \rightarrow data out on SO \rightarrow to end READ operation can use CS# to high at any time during data out.




Figure 10-10 Read Data Bytes (READ) Sequence (Command 03)

Puya Semiconductor Page 24 of 47

9.10 Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST_READ instruction is: CS# goes low \rightarrow sending FAST_READ instruction code \rightarrow 3-byte address on SI \rightarrow 1-dummy byte address on SI \rightarrow data out on SO \rightarrow to end FAST_READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 10-11 Read at Higher Speed (FAST_READ) Sequence (Command 0B)

Puya Semiconductor Page 25 of 47

9.11 Dual Read Mode (DREAD)

The DREAD instruction enable double throughput of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing DREAD instruction is: CS# goes low \rightarrow sending DREAD instruction \rightarrow 3-byte address on SI \rightarrow 8-bit dummy cycle \rightarrow data out interleave on SIO1 & SIO0 \rightarrow to end DREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 10-12 Dual Read Mode Sequence (Command 3B)

Puya Semiconductor Page 26 of 47

9.12 2 X IO Read Mode (2READ)

The 2READ instruction enables Double Transfer Rate of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached.

Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: CS# goes low \rightarrow sending 2READ instruction \rightarrow 24-bit address interleave on SIO1 & SIO0 \rightarrow 8-bit dummy cycle on SIO1 & SIO0 \rightarrow data out interleave on SIO1 & SIO0 \rightarrow to end 2READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without anyimpact on the Program/Erase/Write Status Register current cycle.




Figure 10-13 2 X IO Read Mode Sequence (Command BB)

Puya Semiconductor Page 27 of 47


9.13 Page Erase (PE)

The Page Erase (PE) instruction is for erasing the data of the chosen Page to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Erase (PE).

To perform a Page Erase with the standard page size (256 bytes), an opcode of 81h must be clocked into the device followed by three address bytes comprised of 2 page address bytes that specify the page in the main memory to be erased, and 1 dummy byte.

ThesequenceofissuingPEinstructionis:CS#goeslow→sendingPEinstructioncode→3-byteaddressonSI→ CS# goes high.

Figure 10-15 Page Erase Sequence (Command 81)



9.14 Sector Erase (SE)


The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low \rightarrow sending SE instruction code \rightarrow 3-byte address on SI \rightarrow CS# goes high.

The SIO[3:1] are don't care.

Figure 10-16 Sector Erase (SE) Sequence (Command 20)



The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the sector is protected by BP4, BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the sector.

Puya Semiconductor Page 28 of 47


9.15 Block Erase (BE32K)

The Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K). Any address of the block is a valid address for Block Erase (BE32K) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte has been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE32K instruction is: CS# goes low \rightarrow sending BE32K instruction code \rightarrow 3-byte address on SI \rightarrow CS# goes high. The SIO[3:1] are don't care.

The self-timed Block Erase Cycle time (tBE32K) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the tBE32K timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the block is protected by BP4, BP3, BP2, BP1,BP0 bits, the array data will be protected (no change) and the WEL bit still be reset.

Figure 10-17 Block Erase 32K(BE32K) Sequence (Command 52)




9.16 Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low \rightarrow sending BE instruction code \rightarrow 3-byte address on SI \rightarrow CS# goes high. The SIO[3:1] are "don't care".

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Block Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the block is protected by BP4, BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the block.

Figure 10-18 Block Erase (BE) Sequence (Command D8)



Puya Semiconductor Page 29 of 47

9.17 Chip Erase (CE)


The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low→ sending CE instruction code→ CS# goes high.

The SIO[3:1] are "don't care".

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP4,BP3, BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when all Block Protect(BP4, BP3, BP2, BP1, BP0) are set to "None protected".

Figure 10-19 Chip Erase (CE) Sequence (Command 60 or C7)



9.18 Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A7-A0 (The eight least significant address bits) should be set to 0. If the eight least significant address bits (A7-A0) are not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of the same page (from the address A7-A0 are all 0). If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the requested address of the page.

For the very best performance, programming should be done in full pages of 256 bytes aligned on 256 byte boundaries with each Page being programmed only once. Using the Page Program (PP) command to load an entire page, within the page boundary, will save overall programming time versus loading less than a page into the program buffer.

It is possible to program from one byte up to a page size in each Page programming operation. Please refer to the P25D serial flash application note for multiple byte program operation within one page.

The sequence of issuing PP instruction is: CS# goes low \rightarrow sending PP instruction code \rightarrow 3-byte address on SI \rightarrow at least 1-byte data on SI \rightarrow CS# goes high.

The CS# must be kept low during the whole Page Program cycle; The CS# must go high exactly at the byte


Puya Semiconductor Page 30 of 47

boundary (the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP4, BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.

The SIO[3:1] are "don't care".

Figure 10-20 Page Program (PP) Sequence (Command 02)



Puya Semiconductor Page 31 of 47


9.19 Deep Power-down (DP)

The Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (to entering the Deep Power-down mode), the standby current is reduced from ISB1 to ISB2). The Deep Power-down mode requires the Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When CS# goes high, it's only in standby mode not deep power-down mode. It's different from Standby mode.

The sequence of issuing DP instruction is: CS# goes low→ sending DP instruction code→ CS# goes high.

Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP) and Read Electronic Signature (RES) instruction. (RES instruction to allow the ID been read out). When Power-down, the deep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For RDP instruction the CS# must go high exactly at the byte boundary (the latest eighth bit of instruction code been latched-in); otherwise, the instruction will not be executed. As soon as Chip Select (CS#) goes high, a delay of tDP is required before entering the Deep Power-down mode and reducing the current to ISB2.

Figure 10-25 Deep Power-down (DP) Sequence (Command B9)



Puya Semiconductor Page 32 of 47

9.20 Release form Deep Power-Down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip Select (CS#) is driven high, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max). Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/ write cycle in progress.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2 (max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.

The RDP instruction is for releasing from Deep Power-Down Mode.

Figure 10-26 Read Electronic Signature (RES) Sequence (Command AB)





Figure 10-26a Release from Deep Power-down (RDP) Sequence (Command AB)



Puya Semiconductor Page 33 of 47

9.21 Read Electronic Manufacturer ID & Device ID (REMS)

The REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID values are listed in "Table ID Definitions".

The REMS instruction is initiated by driving the CS# pin low and sending the instruction code "90h" followed by three dummy bytes. After which the manufacturer ID for PUYA (85h) and the device ID are shifted out on the falling edge of SCLK with the most significant bit (MSB) first. While CS# is low, the manufacturer and device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

CS# 9 10 29 30 31 SCLK 3 dummy bytes SI 90H High-Z SO CS# SCLK SI Manufacturer ID SO MSB

Figure 10-27 Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90)

Puya Semiconductor Page 34 of 47

9.22 Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The PUYA Manufacturer ID and Device ID are list as "as "Table ID Definitions".

The sequence of issuing RDID instruction is: CS# goes low \rightarrow sending RDID instruction code \rightarrow 24-bits ID data out on SO \rightarrow to end RDID operation can use CS# to high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

Figure 10-29 Read Identification (RDID) Sequence (Command 9F)




Table ID Definitions

| Definitions | | | | |
|-------------|---------|-----------------|---------------|----------------|
| | RDID | manufacturer ID | memory type | memory density |
| | command | 85 44 | | 12 |
| P25D22L | RES | | electronic ID | |
| PZSDZZL | command | | 11 | |
| \ \ \ | REMS | manufac | turer ID | device ID |
| | command | 85 | 5 | 11 |
| | RDID | manufacturer ID | memory type | memory density |
| | command | 85 44 | | 11 |
| P25D12L | RES | | | |
| PZSDIZL | command | | | |
| | REMS | manufac | turer ID | device ID |
| | command | 85 | 5 | 10 |
| | RDID | manufacturer ID | memory type | memory density |
| | command | 85 | 44 | 10 |
| P25D07L | RES | | electronic ID | |
| 1 23D07 L | command | | 09 | |
| | REMS | manufac | turer ID | device ID |
| | command | 85 | 5 | 09 |

Puya Semiconductor Page 35 of 47

9.23 No Operation (NOP)

The "No Operation" command is only able to terminate the Reset Enable (RSTEN) command and will not affect any other command.

The SIO[3:1] are don't care.

9.24 Software Reset (RSTEN/RST)

The Software Reset operation combines two instructions: Reset-Enable (RSTEN) command and Reset (RST) command. It returns the device to a standby mode. All the volatile bits and settings will be cleared then, which makes the device return to the default status as power on.

To execute Reset command (RST), the Reset-Enable (RSTEN) command must be executed first to perform the Reset operation. If there is any other command to interrupt after the Reset-Enable command, the Reset-Enable will be invalid.

The SIO[3:1] are "don't care".

If the Reset command is executed during program or erase operation, the operation will be disabled, the data under processing could be damaged or lost.

Figure 10-33 Software Reset Recovery





Figure 10-33a Reset Sequence



Puya Semiconductor Page 36 of 47


9.25 Read Unique ID(RUID)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each P25Dxx device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low →sending Read Unique ID command →Dummy Byte1 →Dummy Byte2 →Dummy Byte3 →Dummy Byte4→128bit Unique ID Out →CS# goes high.

The command sequence is show below.

Figure 10-34 Read Unique ID (RUID) Sequence (Command 4B)



Puya Semiconductor Page 37 of 47

Ordering Information

<u>P 25 D 22 L A - SS H - U T</u> **Company Designator** P = Puya Semiconductor **Product Family** 25 = SPI interface flash **Product Serial** D = D serial **Memory Density** 22 = 2 M bit12 = 1 M bit07 = 512 K bit**Operation Voltage** L =1.65V ~ 2.0V Generation A = A Version Default = blank Package Type SS = SOP8 150mil SU = SOP8 208milTS = TSSOP8 WF = WAFER **Plating Technology** H: RoHS Compliant Halogenfree, Antimony free **Device Grade** U=-25~85C

Packing Type
T = TUBE

R = TAPE & REEL

Y = Tray

W = Wafer

Puya Semiconductor Page 38 of 47

10 Valid Part Numbers and Top Marking

The following table provides the valid part numbers for the P25D22L/12L/07L Flash Memory. Please contact PUYA for specific availability by density and package type. PUYA Flash memories use a 14-digit Product Number for ordering.

2M bit Flash Valid Part Number

| Package Type | Product Number | Density | Top Side Marking | Temp. | Packing Type |
|--------------|--------------------|----------|---------------------|-------|-----------------|
| SS | P25D22L-SSH-UT | 2M-bit | P25D22L | 85C | Tube |
| SOP8 150mil | P20D22L-33H-01 | ZIVI-DIL | xxxxxx | 850 | Tube |
| SS | P25D22L-SSH-UR | 2M-bit | P25D22L | 85C | Reel |
| SOP8 150mil | P23D22L-33H-0K | ZIVI-DIL | XXXXXXX | 65C | Reei |
| SU | P25D22L-SUH-UT | 2M-bit | P25D22L | 85C | Tube |
| SOP8 208mil | P23D22L-30H-01 | ∠IVI-DIL | xxxxxxx | 830 | rube |
| SU | P25D22L-SUH-UR | 2M-bit | P25D22L | 85C | Reel |
| SOP8 208mil | FZ3DZZL-30H-0K | ZIVI-DIL | XXXXXXX | 850 | Keei |
| TS | P25D22L-TSH-UT | 2M-bit | P25D22L | 85C | Tube |
| TSSOP8 | F 23D22L-13H-01 | ZIVI-DIL | xxxxxx | 650 | rube |
| TS | P25D22L-TSH-UR | 2M-bit | P25D22L | 85C | Reel |
| TSSOP8 | F Z3DZZL-13H-UK | ZIVI-DIL | xxxxxx | 050 | 17661 |
| UX | P25D22L-UXH-IR | 2M-bit | D22L | 85C | Reel |
| USON8 3x2mm | F ZJDZZL-UXII-IK | Zivi-Dit | Uxxx | 650 | Keei |
| NX | P25D22L-NXH-IR | 2M-bit | D22L | 85C | Pool |
| USON8 3x4mm | I ZJDZZL-IVAI I-IK | ZIVI-DIL | Uxxx | 050 | Reel |

1M bit Flash Valid Part Number

| Package Type | Product Number | Density | Top Side Marking | Temp. | Packing Type |
|--------------|---------------------|----------|---------------------|-------|-----------------|
| SS | P25D12L-SSH-UT | 1M-bit | P25D12L | 85C | Tube |
| SOP8 150mil | 1 200 122 0011 01 | TWI DIC | XXXXXXX | 000 | 1 450 |
| SS | P25D12L-SSH-UR | 1M-bit | P25D12L | 85C | Reel |
| SOP8 150mil | 1 23D 12L-0011-010 | TIVI-DIL | xxxxxx | 000 | Neel |
| SU | P25D12L-SUH-UT | 1M-bit | P25D12L | 85C | Tube |
| SOP8 208mil | 1 23D 12L-3011-01 | TIVI-DIL | xxxxxx | 830 | Tube |
| SU | P25D12L-SUH-UR | 1M-bit | P25D12L | 85C | Reel |
| SOP8 208mil | 1 230 121-0011-010 | TIVI-DIL | xxxxxx | 030 | rcci |
| TS | P25D12L-TSH-UT | 1M-bit | P25D12L | 85C | Tube |
| TSSOP8 | 1 230 121 1011 01 | TIVI-DIL | XXXXXXX | 850 | Tube |
| TS | P25D12L-TSH-UR | 1M-bit | P25D12L | 85C | Reel |
| TSSOP8 | 1 23D 12L TOTT OR | TWI DIC | XXXXXX | 000 | Noci |
| UX | P25D12L-UXH-IR | 1M-bit | D12L | 85C | Reel |
| USON8 3x2mm | F ZJD IZL-OXI I-IK | TIVI-DIL | Uxxx | 650 | Reei |
| NX | P25D12L-NXH-IR | 1M-bit | D12L | 85C | Reel |
| USON8 3x4mm | I ZUD IZL-INALI-IIA | TIVI-DIL | Uxxx | 000 | Keel |

Puya Semiconductor Page 39 of 47


512K bit Flash Valid Part Number

| Package Type | Product Number | Density | Top Side Marking | Temp. | Packing Type |
|--------------|----------------------|------------|---------------------|-------|-----------------|
| SS | P25D07L-SSH-UT | 512K-bit | P25D07L | 85C | Tube |
| SOP8 150mil | P23D07L-33H-01 | 512K-bit | XXXXXX | 650 | rube |
| SS | P25D07L-SSH-UR | 512K-bit | P25D07L | 85C | Reel |
| SOP8 150mil | F23D07L-33H-0K | 512K-bit | XXXXXX | 650 | Keei |
| SU | P25D07L-SUH-UT | 512K-bit | P25D07L | 85C | Tube |
| SOP8 208mil | F23D07L-3011-01 | 512K-DIL | XXXXXXX | 850 | rube |
| SU | P25D07L-SUH-UR | 512K-bit | P25D07L | 85C | Reel |
| SOP8 208mil | F 23D07 L-3011-010 | 512K-bit | XXXXXXX | 830 | 1/661 |
| TS | P25D07L-TSH-UT | 512K-bit | P25D07L | 85C | Tube |
| TSSOP8 | F 23D07 L-1311-01 | 312K-bit | XXXXXXX | 850 | rube |
| TS | P25D07L-TSH-UR | 512K-bit | P25D07L | 85C | Reel |
| TSSOP8 | F Z3D07 L-13H-0K | 312K-bit | xxxxxx | 030 | 1/661 |
| UX | P25D07L-UXH-IR | 512K-bit | D07L | 85C | Reel |
| USON8 3x2mm | 1 ZUDUI L-UNI I-IN | J 12IN-DIL | Uxxx | 650 | Keel |
| NX | P25D07L-NXH-IR | 512K-bit | D07L | 85C | Reel |
| USON8 3x4mm | 1 ZODOT L-INXI I-IIX | J 12N-bit | Uxxx | 030 | Reel |

Puya Semiconductor Page 40 of 47


11 Package Information

11.1 8-Lead SOP(150mil)




Puya Semiconductor Page 41 of 47

11.2 8-Lead SOP(208mil)




Puya Semiconductor Page 42 of 47

11.3 8-Lead TSSOP




Puya Semiconductor Page 43 of 47

11.4 8-Land USON(3x2x0.55mm)




Puya Semiconductor Page 44 of 47

11.5 8-Land USON(3x2x0.45mm)



Puya Semiconductor Page 45 of 47

11.6 8-Land USON(3x4x0.55mm)



Puya Semiconductor Page 46 of 47

12 Revision History

| Rev. | Date | Description | Author |
|------|-----------|--------------------------------------|--------|
| V0.6 | 2020-6-18 | Initial release | CYX |
| V0.7 | 2020-7-23 | Update ISB typical and maximum value | CYX |
| V0.8 | 2020-8-1 | Update Configure Register | CYX |



Puya Semiconductor Co., Ltd.

IMPORTANT NOTICE

Puya Semiconductor reserves the right to make changes without further notice to any products or specificationsherein. Puya Semiconductor does not assume any responsibility for use of any its products for anyparticular purpose, nor does Puya Semiconductor assume any liability arising out of the application or useof any its products or circuits. Puya Semiconductor does not convey any license under its patent rights orother rights nor the rights of others.

Puya Semiconductor Page 47 of 47