


**Package** 

# **Darlington Transistor Arrays**

#### **Features**

- 500-mA-Rated Collector Current(Single Output)
- High-Voltage Outputs: 50 V
- · Output Clamp Diodes
- · Inputs Compatible With Various Types of Logic



# **Applications**

- · Relay Drivers
- · Hammer Drivers
- · Lamp Drivers
- · Display Drivers (LED and Gas Discharge)
- · Line Drivers

# **Applications**


- · Logic Buffers
- · Stepper Motors
- IP Camera
- HVAC Valve and LED Dot Matrix

#### **General Description**

The BULN2003A device is a 50 V, 500 mA Darlington transistor array. The device consists of seven NPN Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of each Darlington pair is 500mA. The Darlington pairs may be connected in parallel for higher current capability.

Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. The BULN2003A device has a  $2.7k\Omega$  series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices.


## **Connection Diagram**



BORN SEMICONDUCTOR , INC. ALL RIGHT RESERVED



# **Pin Description**



# **Pin Functions**

PIN		TVDE	DECORIDATION			
NAME	NO.	TYPE	DESCRIPTION			
1B	1					
2B	2					
3B	3					
4B	4	I	Channel 1 through 7 Darlington base input			
5B	5					
6B	6					
7B	7					
GND	8	_	Common emitter shared by all channels (typically tied to ground)			
1C	16					
2C	15					
3C	14					
4C	13	0	Channel 1 through 7 Darlington collector output			
5C	12					
6C	11					
7C	10					
COM	9	I/O	Common cathode node for flyback diodes (required for inductive loads)			





# **Darlington Transistor Arrays**

Absolute Maximu	um Ratings (At 25°C free-air temperature unless	(At 25°C free-air temperature unless otherwise noted) <sup>(1)</sup>				
Symbol	Parameter	Min	Max	Units		
V <sub>CE</sub>	Collector to emitter voltage	_	50	V		
V <sub>IN</sub>	Input voltage <sup>(2)</sup>	-0.3	30	V		
$V_{IN(on)}$	Input open voltage	2.4 <sup>(3)</sup>	30	V		
$V_{IN(off)}$	Input turn-off voltage	-0.3	0.7	V		
I <sub>C</sub>	Peak collector current	_	500	mA		
I <sub>CP</sub>	Output clamp current	_	500	mA		
I <sub>E</sub>	Total substrate-terminal current	_	-2.5	А		
T <sub>J</sub>	Operating virtual junction temperature	-55	150	°C		
T <sub>STG</sub>	Storage temperature range	-55	150	°C		

Notes:(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.
- (3) V<sub>CE</sub>=2V,I<sub>out</sub>=200mA.

# **ESD Ratings**

Symbol	Parameter		UNIT
V <sub>(ESD)</sub>	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	W
	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	<b>V</b>

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	MIN.	MAX.	UNIT
V <sub>CE</sub>	Collector-emitter voltage	0	50	V
T <sub>A</sub>	Ambient temperature	-40	85	°C

## **Thermal Information**

Complete	Downwooden	BULN2003A	UNIT
Symbol	Parameter	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	66.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	33.0	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	6.0	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	32.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

BORN SEMICONDUCTOR , INC. ALL RIGHT RESERVED







# **Darlington Transistor Arrays**

**Electrical Characteristics** (T<sub>A</sub>=+25°C, unless otherwise specified)

Parameter		Test	Test Conditions		BULN2003A			11
		Figure			MIN.	TYP.	MAX.	Unit
				I <sub>C</sub> = 200 mA	_	_	2.4	
$V_{I(on)}$	Input current- on condition	Figure 6	V <sub>CE</sub> = 2V	I <sub>C</sub> = 250 mA	_	_	2.7	V
				I <sub>C</sub> = 300 mA	_	_	3.0	
	Callactor amittar acturation		I <sub>I</sub> = 250μA	I <sub>C</sub> = 100 mA	_	0.9	1.1	
$V_{\text{CE}(\text{sat})}$	Collector-emitter saturation	Figure 7	I <sub>I</sub> = 350μA	I <sub>C</sub> = 200 mA	_	1.0	1.3	V
	voltage		I <sub>I</sub> = 500μA	I <sub>C</sub> = 350 mA	_	1.3	1.6	
I <sub>CEX</sub>	Collector cutoff current	Figure 3	V <sub>CE</sub> = 50V	I <sub>1</sub> = 0	_	_	50	μA
	Off-state input current	Figure 4	V <sub>CE</sub> = 50V,	I = 500A	50	65	_	μA
$I_{I(off)}$			T <sub>A</sub> =70°C	$I_{\rm C} = 500 \mu A$				
I <sub>I(on)</sub>	On-state input voltage	Figure 5	V <sub>I</sub> = 3.85V	_	_	0.93	1.35	mA
I <sub>R</sub>	Clamp diode reverse current	Figure 8	V <sub>R</sub> = 50V	_	_	_	50	μA
V <sub>F</sub>	Clamp diode	Figure 9 I <sub>F</sub> = 3	I <sub>F</sub> = 350 mA			1.6	2.0	V
۷F	forward Voltage		IF - 330 IIIA	_	_	1.0	2.0	V
C <sub>i</sub>	Input capacitance	_	V <sub>I</sub> = 0	f = 1 MHz	_	15	25	pF
t	Propagation delay time,					130		
t <sub>PLH</sub>	low - to high-level output	Figure 10	$V_{S}$ = 50V, $C_{L}$ = 15PF , $R_{L}$ = 163 $\Omega$		_	130	_	ns
t	Propagation delay time,	i iguie 10			_	20		113
t <sub>PHL</sub>	high- to low -level output				_	20	_	
\/	High-level output voltage	Figure 11	V <sub>S</sub> = 50V	I <sub>O</sub> = 300mA	V <sub>0-</sub> 20	_		mV
$V_{OH}$	after switching	i iguie i i	VS - 30V		V <sub>S</sub> -20		_	IIIV

# **Typical Characteristics**









## **Parameter Measurement Information**




Figure 3. I<sub>CEX</sub> Test Circuit




Figure 5. I<sub>I(on)</sub> Test Circuit




Figure 7.  $h_{\text{FE}}$ ,  $V_{\text{CE(sat)}}$  Test Circuit




Figure 4. I<sub>I(off)</sub> Test Circuit




Figure 6. V<sub>I(on)</sub> Test Circuit






Figure 8. I<sub>R</sub> Test Circuit




## **Parameter Measurement Information**

# **Parameter Measurement Information (continued)**



**Test Circuit** 




# **Voltage Waveforms**


- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_O$  = 50  $\Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.
- C. V<sub>IH</sub> = 3 V

Figure 10. Propagation Delay Times

# **Parameter Measurement Information (continued)**



**Test Circuit** 



## **Voltage Waveforms**

- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_0$  = 50  $\Omega$ .
- $B. \quad C_L \, includes \, probe \, and \, jig \, \, capacitance.$
- C.  $V_{IH} = 3 V$

Figure 11. Latch-Up Test



**Darlington Transistor Arrays** 


#### **Detailed Description**

#### Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its integration of 7 Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The BULN2003A is comprised of seven high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The BULN2003A has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The BULN2003A offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

## **Functional Block Diagram**



# **Feature Description**

Each channel of BULN2003A consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very-high current gain. The very high  $\beta$  allows for high output current drive with a very-low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current through the 2.7-k $\Omega$  resistor connected between the input and base of the predriver Darlington NPN.

The diodes connected between the output and COM pin are used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply through the kick-back diode.

In normal operation, the diodes on base and collector pins to emitter will be reverse biased. If these diode are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.







**Darlington Transistor Arrays** 

#### **Device Functional Modes**

#### **Inductive Load Drive**

When the COM pin is tied to the coil supply voltage, BULN2003A is able to drive inductive loads and suppress the kick-back voltage through the internal free wheeling diodes.

#### **Resistive Load Drive**

When driving resistive loads, COM can be left unconnected or connected to the load voltage supply. If multiple supplies are used, connect to the highest voltage supply.

## **Application and Implementation**

## **Application Information**

BULN2003A will typically be used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of BULN2003A, driving inductive loads. This includes motors, solenoids, and relays. Each load type can be modeled by what is seen in Figure 12.

## **Typical Application**




Figure 12 BULN2003A Device as Inductive Load Driver



**Darlington Transistor Arrays** 

# **Typical Application (continued)**

# **Design Requirements**

For this design example, use the parameters listed in Table 1 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE	
GPIO voltage	3.3 or 5 V	
Coil supply voltage	12 to 50 V	
Number of channels	7	
Output current (RCOIL)	20 to 300 mA per channel	
Duty cycle	100%	

# **Detailed Design Procedure**

When using BULN2003A in a coil driving application, determine the following:

- · Input voltage range
- Temperature range
- · Output and drive current
- · Power dissipation

#### **Drive Current**

The coil current is determined by the coil voltage ( $V_{SUP}$ ), coil resistance, and output low voltage ( $V_{OL}$  or  $V_{CE(SAT)}$ ).  $I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$ 

# **Output Low Voltage**

The output low voltage ( $V_{OL}$ ) is the same thing as  $V_{CE(SAT)}$  and can be determined by Figure 1, Figure 2, or Electrical Characteristics.

#### **Power Dissipation and Temperature**

The number of coils driven is dependent on the coil current and on-chip power dissipation. To determine the number of coils possible, use Equation 2 to calculate BULN2003A on-chip power dissipation  $P_D$ .  $P_D = \sum_{i=1}^{N} (V_{OLi}) x I_{Li}$  where:

- N is the number of channels active together.
- VOLi is the OUTi pin voltage for the load current ILi. This is the same as  $V_{\text{CE}(\text{SAT})}$

To ensure the reliability of BULN2003A and the system, the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation (PD) dictated by Equation 3.  $P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}.$  where:

- $T_{J(MAX)}$  is the target maximum junction temperature.
- T<sub>A</sub>is the operating ambient temperature.
- $\theta_{\text{JA}}$  is the package junction to ambient thermal resistance.

TI recommends to limit BULN2003A IC's die junction temperature to <125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.

# BORN SEMICONDUCTOR, INC. ALL RIGHT RESERVED





# **Darlington Transistor Arrays**

# **Application Curves**

The following curves were generated with BULN2003A driving an OMRON G5NB relay - Vin = 5.0 V; Vsup= 12 V and  $R_{COIL}$  =2.8 k $\Omega$ 




Figure 13. Output Response With Activation of Coil (Turn On)

Figure 14. Output Response With De-Activation of Coil (Turn Off)

## **Power Supply Recommendations**

This part does not need a power supply; however, the COM pin is typically tied to the system power supply. When this is the case, make sure that the output voltage does not heavily exceed the COM pin voltage. This will heavily forward bias the flyback diodes and cause a large current to flow into COM, potentially damaging the on- chip metal or overheating the part.

#### **Layout Guidelines**

Thin traces can be used on the input due to the low current logic that is typically used to drive BULN2003A. Take care to separate the input channels as much as possible, as to eliminate crosstalk. TI recommends thick traces for the output, in order to drive high currents as desired. Wire thickness can be determined by the trace material's current density and desired drive current.

Because all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

#### **Layout Example**




Figure 15 Package Layout





**Darlington Transistor Arrays** 

# **Device and Documentation Support**

## **Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## Glossary

SLYZ022— Glossary.


This glossary lists and explains terms, acronyms, and definitions.


# Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation..



# **SOP-16 Package Information**







CVMDOL	mm.					
SYMBOL	MIN.	TYP.	MAX.			
Α	1.45	1.60	1.75			
A1	0.10	0.15	0.25			
A2	1.40	1.45	1.50			
А3	0.60	0.65	0.70			
b	0.30	0.40	0.50			
С	0.15	0.20	0.25			
D	9.80	9.90	10.00			
E	5.80	6.00	6.20			
E1	3.80	3.90	4.00			
е	1.27BSC					
L	0.50	0.60	0.70			
L1	1.05BSC					
θ	0 °	4 °	8 °			

