


Enhanced Low Power Half-Duplex RS-485 Transceivers

The **SP481E** and the **SP485E** are a family of half-duplex transceivers that meet the specifications of RS-485 and RS-422 serial protocols with enhanced ESD performance. The ESD tolerance has been improved on these devices to over ±15KV for both Human Body Model and IEC1000-4-2 Air Discharge Method. These devices are pin-to-pin compatible with HTC's SP481 and SP485 devices as well as popular industry standards. As with the original versions, the **SP481E** and the **SP485E** feature HTC's BiCMOS design allowing low power operation without sacrificing performance. The **SP481E** and **SP485E** meet the requirements of the RS-485 and RS-422 protocols up to 2.5Mbps under load. The **SP481E** is equipped with a low power Shutdown mode.

- +5V Only
- Low Power BiCMOS
- Driver/Receiver Enable for Multi-Drop configurations
- Enhanced ESD Specifications: ±15KV Human Body Model +15KV IEC1000-4-2 Air Discharge
 - ±8KV IEC1000-4-2 Contact Discharge



ORDERINGINFORMATION



SOP-8 R SUFFIX SP485EBRZ



MSOP-8 M SUFFIX SP485EBRMZ

&SP485 = Specific Device Code

&EB = Version &R,M = Reel

&Z = Pb-Free Package

&# =Date Code

 $T_A = -40^{\circ}$ to 85° C for all packages



ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V_{CC} +7V
Input Voltages

50	
Logic	0.3V to (V _{cc} +0.5V)
	0.3V to (V _{CC} +0.5V)
Beceivers	+15V

Output Voltages	
Logic0.3V to (V _{cc}	+0.5V)
Drivers	±15V
Receivers0.3V to (V _{cc} -	+0.5V)
Storage Temperature65°C to +	-150°C
Power Dissipation per Package	
8-pin NSOIC (derate 6.60mW/°C above +70°C)5	
8-pin PDIP (derate 11.8mW/°C above +70°C)10	00mW

SPECIFICATIONS

 $T_{\mbox{\tiny MIN}}$ to $T_{\mbox{\tiny MAX}}$ and $V_{\mbox{\tiny CC}}$ = 5V \pm 5% unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
SP481E/SP485E DRIVER					
DC Characteristics					
Differential Output Voltage	GND		V_{cc}	Volts	Unloaded; $R = \infty$; see Figure 1
Differential Output Voltage	2		V _{cc}	Volts	with load; $R = 50\Omega$; (RS-422);
			00		see Figure 1
Differential Output Voltage	1.5		V _{cc}	Volts	with load; $R = 27\Omega$; (RS-485);see Figure
Change in Magnitude of Driver					
Differential Output Voltage for					
Complimentary States			0.2	Volts	$R = 27\Omega$ or $R = 50\Omega$; see Figure 1
Driver Common-Mode					
Output Voltage			3	Volts	$R = 27\Omega$ or $R = 50\Omega$; see Figure 1
Input High Voltage	2.0			Volts	Applies to DE, DI, RE
Input Low Voltage			0.8	Volts	Applies to DE, DI, RE
Input Current			±10	μΑ	Applies to DE, DI, RE
Driver Short-Circuit Current			050	.	71/ 1/ /01/
V _{OUT} = HIGH			±250	mA	-7V ≤ V _O ≤ +12V
V _{OUT} = LOW			±250	mA	-7V ≤ V _O ≤ +12V
SP481E/SP485E DRIVER					
AC Characteristics	0.5			Mana	DE 5V DE 5V D 540
Maximum Data Rate	2.5			Mbps	RE = 5V, DE = 5V; $R_{DIFF} = 54\Omega$,
Driver Input to Output	20	30	60	ns	$C_{L1} = C_{L2} = 100pF$
Driver input to Output	20	30	00	115	t_{PLH} ; $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$; see Figures 3 and 5
Driver Input to Output	20	30	80	ns	t_{PLH} ; $R_{DIFF} = 54\Omega$, $C_{LI} = C_{L2} = 100pF$;
(SP485EMN ONLY)	20	30	00	113	See Figures 3 and 5
(OI 400EIVIII OIVET)					occ riguics o and o
Driver Input to Output	20	30	60	ns	t_{PHL} ; $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$;
					see Figures 3 and 5
Driver Input to Output	20	30	80	ns	t_{PHL} ; $R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$;
(SP485ĖMN ONLY)					see Figures 3 and 5
Driver Skew		5	10	ns	see Figures 3 and 5,
					$t_{\rm SKEW} = t_{\rm DPLH} - t_{\rm DPHL} $ From 10% to 90%; $R_{\rm DIFF} = 54\Omega$,
Driver Rise or Fall Time	3	15	40	ns	From 10% to 90%; $R_{DIFF} = 54\Omega$,
					$C_{11} = C_{12} = 100 \text{pF}$; see Figures 3 & 6
Driver Enable to Output High		40	70	ns	$C_L = 100pF$; see Figures 4 & 6; S_2
closed					
Driver Enable to Output Low		40	70	ns	$C_L = 100pF$; see Figures 4 & 6; S_1
closed					
Driver Disable Time from Low		40	70	ns	$C_L = 100pF$; see Figures 4 & 6; S_1
closed		40	70		0 100-5 5 1000
		40	70	lns l	$C_1 = 100pF$; see Figures 4 & 6; S_2
Driver Disable Time from High closed				'''	




SPECIFICATIONS (continued)

 T_{MIN} to T_{MAX} and V_{CC} = 5V ± 5% unless otherwise noted.

T_{MIN} to T_{MAX} and $V_{CC} = 5V \pm 5\%$ unless otherw PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
	IVIIIV.	ITP.	IVIAA.	UNITS	CONDITIONS
SP481E/SP485E RECEIVER					
DC Characteristics				Valta	7// . // 10//
Differential Input Threshold	-0.2 -0.4		+0.2	Volts	$-7V \le V_{CM} \le +12V$
Differential Input Threshold (SP485EMN ONLY)	-0.4		+0.4	Volts	-7V ≤ V _{CM} ≤ +12V
Input Hysteresis		20		mV	$V_{CM} = 0V$
Output Voltage High	3.5	20		Volts	V _{CM} = 0V
Output Voltage Low	0.5		0.4	Volts	$I_O = -4\text{mA}, V_{ID} = +200\text{mV}$ $I_O = +4\text{mA}, V_{ID} = -200\text{mV}$
Three-State (High Impedance)			0.1	Volto	10 - 1 11111, VID - 200111
Output Current			±1	μA	$0.4V \le V_O \le 2.4V$; RE = 5V
Input Resistance	12	15		kΩ	-7V ≤ V _{0.1} ≤ +12V
Input Current (A, B); V _{IN} = 12V			+1.0	mA	$DE = 0V$, $V_{CC} = 0V$ or 5.25V, $V_{IN} = 12V$
Input Current (A, B); $V_{IN} = -7V$			-0.8	mA	DE = 0V, V_{CC} = 0V or 5.25V, V_{IN} = 12V DE = 0V, V_{CC} = 0V or 5.25V, V_{IN} = -7V
Short-Circuit Current	7		95	mA	$0V \le V_O \le V_{CC}$
SP481E/SP485E RECEIVER					0 00
AC Characteristics					
Maximum Data Rate	2.5			Mbps	RE = 0V, $DE = 0V$
Receiver Input to Output	20	45	100	ns	t_{PLH} ; $R_{DIFF} = 54\Omega$,
					$C_{L1} = C_{L2} = 100 \text{pF}$; Figures 3 & 7
Receiver Input to Output	20	45	100	ns	t · R = 54Ω
					$C_{L1} = C_{L2} = 100 \text{pF}; \text{ Figures 3 & 7}$
Diff. Receiver Skew It _{PLH} -t _{PHL} I		13		ns	$R_{DIFF} = 54\Omega; C_{L1} = C_{L2} = 100pF;$
					Figures 3 & 7
Receiver Enable to					
Output Low		45	70	ns	$C_{RL} = 15pF$; Figures 2 & 8; S_1 closed
Receiver Enable to		45	70		0 45-5-5
Output High		45	70	ns	$C_{RL} = 15pF$; Figures 2 & 8; S_2 closed
Receiver Disable from Low Receiver Disable from High		45 45	70 70	ns ns	C_{RL} = 15pF; Figures 2 & 8; S_1 closed C_{RL} = 15pF; Figures 2 & 8; S_2 closed
		45	70	115	C _{RL} = 15pr, Figures 2 & 6, 5 ₂ closed
SP481E					
Shutdown Timing Time to Shutdown	50	200	600	ns	RE = 5V, DE = 0V
Driver Enable from Shutdown	30	200	000	115	HE = 5V, DE = 0V
to Output High		40	100	ns	C ₁ = 100pF; See Figures 4 & 6; S ₂ closed
Driver Enable from Shutdown		40	100	113	O _L = 100pr, Occ riguics + a o, o ₂ closed
to Output Low		40	100	ns	C ₁ = 100pF; See Figures 4 & 6; S ₁ closed
Receiver Enable from					
Shutdown to Output High		300	1000	ns	C ₁ = 15pF; See Figures 2 & 8; S ₂ closed
Receiver Enable from					
Shutdown to Output Low		300	1000	ns	C _L = 15pF; See Figures 2 & 8; S ₁ closed
POWER REQUIREMENTS					
Supply Voltage	+4.75		+5.25	Volts	
Supply Current					
SP481E/485E					
No Load		900		μΑ	RE, DI = 0V or V_{CC} ; DE = V_{CC}
		600		μΑ	RE = 0V, $DI = 0V$ or $5V$; $DE = 0V$
SP481E					
Shutdown Mode			10	μΑ	$DE = 0V, RE=V_{CC}$
ENVIRONMENTAL AND MED	HANICA	L_			
Operating Temperature					
Commercial (_C_)	0		+70	°C	
Industrial (_E_)	-40		+85	°C	
(_M_)	-40		+125	°C	
Storage Temperature	-65		+150	°C	
Package					
Plastic DIP (_P)					
NSOIC (_N)			<u> </u>		





PIN FUNCTION

Pin 1 – RO – Receiver Output.

Pin 2 – \overline{RE} – Receiver Output Enable Active LOW.

Pin 3 – DE – Driver Output Enable Active HIGH.

Pin 4 – DI – Driver Input.

Pin 5 – GND – Ground Connection.

Pin 6 – A – Driver Output/Receiver Input Non-inverting.

Pin 7 – B – Driver Output/Receiver Input Inverting.

Pin 8 – Vcc – Positive Supply 4.75V<Vcc< 5.25V.




Figure 1. RS-485 Driver DC Test Load Circuit




Figure 3. RS-485 Driver/Receiver Timing Test Circuit




Figure 2. Receiver Timing Test Load Circuit




Figure 4. RS-485 Driver Timing Test Load #2 Circuit




Figure 5. Driver Propagation Delays



I	INPUTS			OUTPUTS	
RE	DE	DI	LINE CONDITION	В	A
X	1	1	No Fault	0	1
X	1	0	No Fault	1	0
X	0	X	X	Z	Z
X	1	X	Fault	Z	Z

Table 1. Transmit Function Truth Table

INPUTS			OUTPUTS
RE	DE	A - B	R
0	0	+0.2V	1
0	0	-0.2V	0
0	0	Inputs Open	1
1	0	X	Z

Table 2. Receive Function Truth Table




Figure 6. Driver Enable and Disable Times




Figure 7. Receiver Propagation Delays




Figure 8. Receiver Enable and Disable Times



DESCRIPTION

The **SP481E** and **SP485E** are half-duplex differential transceivers that meet the requirements of RS-485 and RS-422. Fabricated with a Sipex proprietary BiCMOS process, all three products require a fraction of the power of older bipolar designs.

The RS-485 standard is ideal for multi-drop applications and for long-distance interfaces. RS-485 allows up to 32 drivers and 32 receivers to be connected to a data bus, making it an ideal choice for multi-drop applications. Since the cabling can be as long as 4,000 feet, RS-485 transceivers are equipped with a wide (-7V to +12V) common mode range to accommodate ground potential differences. Because RS-485 is a differential interface, data is virtually immune to noise in the transmission line.

Drivers

The driver outputs of the SP481E and SP485E are differential outputs meeting the RS-485 and RS-422 standards. The typical voltage output swing with no load will be 0 Volts to +5 Volts. With worst case loading of 54Ω across the differential outputs, the drivers can maintain greater than 1.5V voltage levels. The drivers of the SP481E, and SP485E have an enable control line which is active HIGH. A logic HIGH on DE (pin 3) will enable the differential driver outputs. A logic LOW on DE (pin 3) will tri-state the driver outputs.

The transmitters of the **SP481E** and **SP485E** will operate up to at least 2.5Mbps.

Receivers

The **SP481E** and **SP485E** receivers have differential inputs with an input sensitivity as low as $\pm 200 \text{mV}$. Input impedance of the receivers is typically $15 \text{k}\Omega$ ($12 \text{k}\Omega$ minimum). A wide common mode range of -7V to +12V allows for large ground potential differences between systems. The receivers of the **SP481E** and **SP485E** have a tri-state enable control pin. A logic LOW on $\overline{\text{RE}}$ (pin 2) will enable the receiver, a logic HIGH on $\overline{\text{RE}}$ (pin 2) will disable the receiver.

The receiver for the **SP481E** and **SP485E** will operate up to at least 2.5Mbps. The receiver for each of the two devices is equipped with the fail-safe feature. Fail-safe guarantees that the receiver output will be in a HIGH state when the input is left unconnected.

Shutdown Mode SP481E

The **SP481E** is equipped with a Shutdown mode. To enable the Shutdown state, both the driver and receiver must be disabled simultaneously. A logic LOW on DE (pin 3) and a logic HIGH on \overline{RE} (pin 2) will put the **SP481E** into Shutdown mode. In Shutdown, supply current will drop to typically 1 μA .

ESD TOLERANCE

The **SP481E** Family incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. The improved ESD tolerance is at least ±15kV without damage nor latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC1000-4-2 Air-Discharge
- c) IEC1000-4-2 Direct Contact



The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 7*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and

systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on *Figure 8*. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method.




Figure 7. ESD Test Circuit for Human Body Model




Figure 8. ESD Test Circuit for IEC1000-4-2



With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.

The circuit model in *Figures 7* and 8 represent the typical ESD testing circuit used for all three methods. The C_S is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The




Figure 9. ESD Test Waveform for IEC1000-4-2

voltage stored in the capacitor is then applied through R_S , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.

For the Human Body Model, the current limiting resistor (R_s) and the source capacitor (C_s) are $1.5 \mathrm{k}\Omega$ an 100pF, respectively. For IEC-1000-4-2, the current limiting resistor (R_s) and the source capacitor (C_s) are 330Ω an $150\mathrm{pF}$, respectively.


The higher C_s value and lower R_s value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.


SP481E, SP485E FAMILY	HUMAN BODY MODEL	Air Discharge	IEC1000-4-2 Direct Contact	Level
Driver Outputs	±15kV	±15kV	±8kV	4
Receiver Inputs	±15kV	±15kV	±8kV	4




SOP8 package information

TOP VIEW 正视图






SIDE VIEW 侧视图




机械尺寸/mm						
Dimensions						
字符	最小值 典型值 最大值					
SYMBOL	MIN	NOMINAL	MAX			
Α	-	-	1.75			
A1	0.10	0.15	0.25			
A2	1.30	1.40	1.50			
b	0.35	ı	0.50			
C	0.19	ı	0.25			
D	4.80	4.90	5.00			
E	3.80 3.90 4.00					
E1	5.80 6.00 6.20					
е	1.27 BSC					
h	0.25	-	0.45			
L	0.50		0.80			
θ	0*	-	8*			




MSOP8 package information





SIDE VIEW





机械尺寸/mm							
	Dimensions						
字符	最小值						
SYMBOL	MIN	NOMINAL	MAX				
Α	-	_	1.10				
A1	0.05	-	0.15				
A2	0.75	0.85	0.95				
A3	0.30	0.30 0.35 0.40					
b	0.28 - 0.36						
C	0.15	_	0.19				
D	2.90	3.00	3.10				
E	2.90 3.00 3.10						
E1	4.70	4.90	5.10				
е	0.65 BSC						
L1	0.95 REF						
L	0.40	_	0.70				
θ	0°	_	8*				