

Remote 8-bit I/O expander for I²C-bus (compatible to PCF8574)


The device consists of an 8-bit quasi-bidirectional port and an I2C-bus interface. The HT8574B has a low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. It also possesses an interrupt line (INT) which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I2C-bus. This means that the HT8574B can remain a simple slave device. The HT8574B and HT8574A versions differ only in their slave address as shown in Fig.10.

1 FEATURES

- Operating supply voltage 2.5 to 6 V
- Low standby current consumption of 10 μA maximum $I^2 C$ -bus to parallel port expander
- · Open-drain interrupt output
- 8-bit remote I/O port for the I2C-bus
- Compatible with most microcontrollers
- Latched outputs with high current drive capability for directly driving LEDs
- Address by 3 hardware address pins for use of up to 8 devices (up to 16 with HT8574A)


2 GENERAL DESCRIPTION

The HT8574B is a silicon CMOS circuit. It provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I²C-bus).





4 BLOCK DIAGRAM







5 PINNING

5.1 packages

SYMBOL	DESCRIPTION
A0	address input 0
A1	address input 1
A2	address input 2
P0	quasi-bidirectional I/O 0
P1	quasi-bidirectional I/O 1
P2	quasi-bidirectional I/O 2
P3	quasi-bidirectional I/O 3
V _{SS}	supply ground
P4	quasi-bidirectional I/O 4
P5	quasi-bidirectional I/O 5
P6	quasi-bidirectional I/O 6
P7	quasi-bidirectional I/O 7
INT	interrupt output (active LOW)
SCL	serial clock line
SDA	serial data line
V_{DD}	supply voltage








5.2 TSSOP20 package

SYMBOL	PIN	DESCRIPTION
INT	1	interrupt output (active LOW)
SCL	2	serial clock line
n.c.	3	not connected
SDA	4	serial data line
V_{DD}	5	supply voltage
A0	6	address input 0
A1	7	address input 1
n.c.	8	not connected
A2	9	address input 2
P0	10	quasi-bidirectional I/O 0
P1	11	quasi-bidirectional I/O 1
P2	12	quasi-bidirectional I/O 2
n.c.	13	not connected
P3	14	quasi-bidirectional I/O 3
V _{SS}	15	supply ground
P4	16	quasi-bidirectional I/O 4
P5	17	quasi-bidirectional I/O 5
n.c.	18	not connected
P6	19	quasi-bidirectional I/O 6
P7	20	quasi-bidirectional I/O 7





6 CHARACTERISTICS OF THE I2C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

6.1 Bit transfer


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Fig.5).


6.2 Start and stop conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Fig.6).

6.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Fig.7).










6.4 Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit (see Fig.8). The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception


of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.






7 FUNCTIONAL DESCRIPTION



7.1 Addressing

For addressing see Figs 10, 11 and 12.



Each of the HT8574B's eight I/Os can be independently used as an input or output. Input data is transferred from the port to the microcontroller by the READ mode (see Fig.12). Output data is transmitted to the port by the WRITE mode (see Fig.11).




Fig.11 WRITE mode (output).

READ FROM PORT DATA INTO PORT 킼 SDA ₹. start condition S 0 slave address (HT8574B) 0 0 Α2 ≥ Ð ph 🔻 RN ⊗ from slave ⊳ DATA 2 data from port DATA 3 DATA 1 ps | acknowledge from slave ⊳ data from port DATA 4 DATA 4 stop condition MBD975

Fig.12 READ mode (input).

A LOW-to-HIGH transition of SDA, while SCL is HIGH is defined as the stop condition (P). Transfer of data can be stopped at any moment by a stop condition. When this occurs, data present at the last acknowledge phase is valid (output mode). Input data is lost.

Rev. 00



7.2 Interrupt output

The HT8574B provides an open-drain output (INT) which can be fed to a corresponding input of the microcontroller (see Figs 13 and 14). This gives these chips a type of master function which can initiate an action elsewhere in the system.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{iv} the signal \overline{INT} is valid.

Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port which has generated the interrupt.

Resetting occurs as follows:


- In the READ mode at the acknowledge bit after the rising edge of the SCL signal
- In the WRITE mode at the acknowledge bit after the HIGH-to-LOW transition of the SCL signal


 Interrupts which occur during the acknowledge clock pulse may be lost (or very short) due to the resetting of the interrupt during this pulse.

Each change of the I/Os after resetting will be detected and, after the next rising clock edge, will be transmitted as INT. Reading from or writing to another device does not affect the interrupt circuit.

7.3 Quasi-bidirectional I/Os

A quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data direction (see Fig.15). At power-on the I/Os are HIGH. In this mode only a current source to V_{DD} is active. An additional strong pull-up to V_{DD} allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs.








Fig.15 Transient pull-up current loht while P3 changes from LOW-to-HIGH and back to LOW.



8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DD}	supply voltage	-0.5	+7.0	V
Vı	input voltage	V _{SS} - 0.5	$V_{DD} + 0.5$	V
II	DC input current	_	±20	mA
lo	DC output current	_	±25	mA
I _{DD}	supply current	_	±100	mA
I _{SS}	supply current	_	±100	mA
P _{tot}	total power dissipation	_	400	mW
Po	power dissipation per output	_	100	mW
T _{stg}	storage temperature	-65	+150	°C
T _{amb}	ambient temperature	-45	+125	°C

9 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However it is good practice to take normal precautions appropriate to handling MOS devices (see "Handling MOS devices").

10 DC CHARACTERISTICS

 V_{DD} = 2.5 to 6 V; V_{SS} = 0 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V_{DD}	supply voltage		2.5	-	6.0	V
I _{DD}	supply current	operating mode; $V_{DD} = 6 \text{ V}$; no load; $V_I = V_{DD} \text{ or } V_{SS}$; $f_{SCL} = 100 \text{ kHz}$	-	40	100	μΑ
I _{stb}	standby current	standby mode; V _{DD} =6 V; no load; V _I = V _{DD} or V _{SS}	_	2.5	10	μА
V _{POR}	Power-on resetvoltage	$V_{DD} = 6 \text{ V; no load;}$ $V_{I} = V_{DD} \text{ or } V_{SS;} \text{ note } 1$	_	1.3	2.4	V
Input SCL;	input/output SDA					
V _{IL}	LOW level input voltage		-0.5	_	+0.3V _{DD}	V
V _{IH}	HIGH level input voltage		$0.7V_{DD}$	_	$V_{DD} + 0.5$	V
I _{OL}	LOW level output current	V _{OL} = 0.4 V	3	_	_	mA
IL	leakage current	$V_I = V_{DD}$ or V_{SS}	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	_	_	7	pF



SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I/Os			1	•	•	•
V _{IL}	LOW level input voltage		-0.5	_	+0.3V _{DD}	V
V _{IH}	HIGH level input voltage		$0.7V_{DD}$	_	$V_{DD} + 0.5$	V
I _{IHL(max)}	maximum allowed input current through protection diode	$V_1 \ge V_{DD}$ or $V_1 \le V_{SS}$	_	-	±400	μА
I _{OL}	LOW level output current	V _{OL} = 1 V; V _{DD} = 5 V	10	25	-	mA
I _{OH}	HIGH level output current	V _{OH} = V _{SS}	30	-	300	μΑ
I _{OHt}	transient pull-up current	HIGH during acknowledge (see Fig.15); V _{OH} = V _{SS} ; V _{DD} = 2.5 V	-	-1	_	mA
Ci	input capacitance		=	=	10	pF
Co	output capacitance		_	-	10	pF
Port timing	; C _L ≤ 100 pF (see Figs 11 an	d 12)				
t _{pv}	output data valid		-	-	4	μS
t _{su}	input data set-up time		0	=	=	μS
t _h	input data hold time		4	=	=	μS
Interrupt IN	T (see Fig.14)					
I _{OL}	LOW level output current	V _{OL} = 0.4 V	1.6	-	-	mA
lμ	leakage current	$V_I = V_{DD}$ or V_{SS}	-1	-	+1	μΑ
TIMING; C _L ≤	100 pF					
t _{iv}	input data valid time		_	-	4	μS
t _{ir}	reset delay time		_	-	4	μS
Select inpu	ts A0 to A2				•	
V _{IL}	LOW level input voltage		-0.5	_	+0.3V _{DD}	V
V _{IH}	HIGH level input voltage		$0.7V_{DD}$	_	$V_{DD} + 0.5$	V
I _{LI}	input leakage current	pin at V _{DD} or V _{SS}	-250	=	+250	nA

Note

^{1.} The Power-on reset circuit resets the I^2C -bus logic at $V_{DD} < V_{POR}$ and sets all I/Os to logic 1 (with current source to V_{DD}).




11 I²C-BUS TIMING CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT				
I ² C-bus tin	¹² C-bus timing (see Fig.16; note 1)								
f _{SCL}	SCL clock frequency	-	-	100	kHz				
t _{SW}	tolerable spike width on bus	-	-	100	ns				
t _{BUF}	bus free time	4.7	-	-	μS				
t _{SU;STA}	START condition set-up time	4.7	-	-	μS				
t _{HD;STA}	START condition hold time	4.0	-	-	μS				
t _{LOW}	SCL LOW time	4.7	-	-	μS				
t _{HIGH}	SCL HIGH time	4.0	-	_	μS				
t _r	SCL and SDA rise time	-	-	1.0	μS				
t _f	SCL and SDA fall time	-	-	0.3	μS				
t _{SU;DAT}	data set-up time	250	-	-	ns				
t _{HD;DAT}	data hold time	0	-	-	ns				
t _{VD;DAT}	SCL LOW to data out valid	_	=	3.4	μS				
t _{SU;STO}	STOP condition set-up time	4.0	-	-	μS				

Note

1. All the timing values are valid within the operating supply voltage and ambient temperature range and refer to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .






12 PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



Dimetro	0110 (1111	on anne	1010113 41	e delive	u oiii ti	ic crigin	ui iiiiii u		,							
UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030


Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT38-4					92-11-17 95-01-14



WSOP16: plastic small outline package; 16 leads; body width 7.5 mm




Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	VERSION IEC		EIAJ		PROJECTION	ISSUE DATE	
SOT162-1	075E03	MS-013				97-05-22 99-12-27	



TSSOP20: plastic shrink small outline package; 20 leads; body width 4.4 mm



Note


1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	ENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT266-1		MO-152				95-02-22 99-12-27




SSOP16: plastic small outline package; 16 leads; body width 3.9 mm


TOP VIEW 正视图













机械尺寸/mm								
Dimensions								
字符 SYMBOL	最小值 MIN	典型值 NOMINAL	最大值 MAX					
Α	_	_	1.75					
A1	0.10	0.15	0.25					
A2	1.35	1.45	1.55					
b	0.23	_	0.31					
С	0.19	_	0.25					
D	4.80	4.90	5.00					
E	3.80	3.90	4.00					
E1	5.80	6.00	6.20					
е		0.635 BS	С					
h	0.30	_	0.50					
L	0.50		0.80					
θ	0*	_	8*					



QFN16-3x3x0.75-P0.5





机械尺寸/mm						
字符	最小值	典型值	最大值			
SYMBOL	MIN	NOMINAL	MAX			
A	0.70	0.75	0.80			
A1	0	0.02	0.05			
A2	C	.203 REF	-			
b	0.18	0.24	0.30			
D	2.90	3.00	3.10			
E	2.90	3.00	3.10			
е		0.50 BSC				
D2	1.6	1.7	1.8			
E2	1.6	1.7	1.8			
K	0.20	0.25	0.30			
L	0.30	0.40	0.50			
h	0.35	0.40	0.45			