


General Description

XCH2N65M the silicon N-channel Enhanced VDMOSFETS, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-252, which accords with the RoHS standard.

V_{DSS}	650	V
I_D	2	A
$P_D (T_C=25^{\circ}C)$	35	W
$R_{DS(ON)type}$	3.8	Ω


Features

- Fast Switching
- Low Gate Charge and R_{dson}
- Low Reverse transfer capacitances
- 100% Single Pulse avalanche energy Test



Applications

- Power switch circuit of adaptor and charger.



Absolute (Tc=25°C unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	650	V
I_D	Continuous Drain Current	2.0	A
	Continuous Drain Current $T_C = 100^{\circ}C$	1.45	A
I_{DM}^{a1}	Pulsed Drain Current	8.0	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	68	mJ
E_{AR}^{a1}	Avalanche Energy ,Repetitive	6.4	mJ
I_{AR}^{a1}	Avalanche Current	1.1	A
dv/dt^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	35	W
	Derating Factor above 25°C	0.28	W/°C
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T_L	Maximum Temperature for Soldering	300	°C

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

Electrical Characteristics (Tc=25°C unless otherwise specified)

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	650	--	--	V
ΔBV _{DSS} /ΔT _J	Bvdss Temperature Coefficient	I _D =250uA, Reference 25°C	--	0.60	--	V/°C
I _{DSS}	Drain to Source Leakage Current	V _{DS} =650V, V _{GS} =0V, T _a =25°C	--	--	1	μA
		V _{DS} =520V, V _{GS} =0V, T _a =125°C	--	--	100	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} =+30V	--	--	100	nA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} =-30V	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DS(ON)}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =1.0A	--	3.8	4.5	Ω
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2.0	--	4.0	V
Pulse width tp≤380μs, δ≤2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Transconductance	V _{DS} =15V, I _D =2A	--	2.6	--	S
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =25V f=1.0MHz	--	290	--	pF
C _{oss}	Output Capacitance		--	31	--	
C _{rss}	Reverse Transfer Capacitance		--	6	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D =2.0A, V _{DD} =325V V _{GS} =10V, R _G =9.1Ω	--	8	--	ns
t _r	Rise Time		--	6	--	
t _{d(OFF)}	Turn-Off Delay Time		--	30	--	
t _f	Fall Time		--	11	--	
Q _g	Total Gate Charge	I _D =2.0A, V _{DD} =325V V _{GS} =10V	--	9	--	nC
Q _{gs}	Gate to Source Charge		--	1.5	--	
Q _{gd}	Gate to Drain ("Miller") Charge		--	4.0	--	

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	2	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	8	A
V_{SD}	Diode Forward Voltage	$I_S = 2.0A, V_{GS} = 0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S = 2.0A, T_J = 25^\circ C$	--	425	--	ns
Q_{rr}	Reverse Recovery Charge	$di_F/dt = 100A/\mu s, V_{GS} = 0V$	--	1140	--	nC

Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$

Thermal Characteristics

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	3.57	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	62	$^\circ C/W$

a¹: Repetitive rating; pulse width limited by maximum junction temperature

a²: $L = 10.0mH, I_D = 3.7A$, Start $T_J = 25^\circ C$

a³: $I_{SD} = 2A, di/dt \leq 100A/\mu s, V_{DD} \leq BV_{DS}$, Start $T_J = 25^\circ C$

Test Circuits




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms

Characteristics Curves




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance, Junction to Case




Figure 6 Maximum Peak Current Capability




Figure 7 Typical Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs. Gate Voltage and Drain Current




Figure 9 Typical Drain to Source ON Resistance vs. Drain Current




Figure 10 Typical Drain to Source on Resistance vs. Junction Temperature




Figure 11 Typical Threshold Voltage vs Junction Temperature




Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 13 Typical Capacitance vs Drain to Source Voltage




Figure 14 Typical Gate Charge vs Gate to Source Voltage




Figure 15 Typical Body Diode Transfer Characteristics




Figure 16 Unclamped Inductive Switching Capability