General Description

The LTP7792 is a CMOS low dropout regulator that operates from 2.3 V to 6.5 V and provides up to 2 A of output current. This high output current LDO is ideal for regulation of high performance analog and mixed-signal circuits operating from 6 V down to 1.2 V rails. Using an advanced proprietary architecture, the device provides high power supply rejection and low noise, and achieves excellent line and load transient response with just a small 4.7 uF ceramic output capacitor. Load transient response is typically 1.5 us for a 1 mA to 1.5 A load step.

The LTP7792 is available in 17 fixed output voltage options. The following voltages are available from stock: 1.3 V, 1.8 V, 2.5 V, 3.0 V, 3.3 V, 4.2 V, and 5.0 V. Additional voltages that are available by special order are: 1.5 V, 1.85 V, 2.0 V, 2.2 V, 2.7 V, 2.75 V, 2.8 V, 2.85 V, 3.8 V, and 4.6 V. An adjustable version is also available that allows output voltages that range from 1.2 V to $V_{\text{IN}} - V_{\text{DO}}$ with an external feedback divider.

Features

- Operating Input Voltage Range: 2.3 V to 6.5 V
- Maximum Output Current: 2 A
- Low noise: 5 μV rms independent of output voltage at 100 Hz to 100 kHz
- Fast transient response: 1.5 μs for 1 mA to 1.5 A load step
- High Power Supply Ripple Rejection: 60 dB PSRR at 100 kHz
- Low dropout voltage: 135 mV at 2 A load, V_{OUT} = 3 V
- Initial accuracy: −0.8% (minimum), +0.7% (maximum)
- Accuracy over line, load, and temperature: ±1.5%
- Quiescent current, I_{GND} = 0.7 mA with no load
- Low shutdown current: 0.25 μA at V_{IN} = 5 V
- Stable with small 4.7 μF ceramic output capacitor
- Adjustable and fixed output voltage options: 1.2 V to 5.0 V
- Adjustable output from 1.2 V to V_{IN} V_{DO}
- Precision enable
- Adjustable soft start
- Package: DFN3×3-8

Applications

- Regulation to noise sensitive applications: ADC and DAC circuits, precision amplifiers, PLLs/VCOs, and clocking ICs
- Communications and infrastructure
- Medical and healthcare
- Industrial and instrumentation




Ordering Information

Model	Package	Output Current	Ordering Number ^{Note1}	Packing Option
	LTP7790	500 mA	LTP7790-xxXF8/R10	Tape and Reel, 5000
LTP779X	LTP7791	1 A	LTP7791-xxXF8/R10	Tape and Reel, 5000
	LTP7792	2 A	LTP7792-xxXF8/R10	Tape and Reel, 5000

Note1: xx stands for output voltages, e.g. if xx = 18, the output voltage is 1.8 V; if xx = A, the output voltage is adjustable version.

Pin Configurations (Top View)




Pin Function

Pin No.	Symbol	Function
1	VOUT	Regulated Output Voltage. Bypass this pin to GND with a 4.7 μF or greater capacitor.
2	VOUT	Regulated Output Voltage. This pin is internally connected to Pin 1.
3	SENSE	Sense Input. Connect this pin as close as possible to the load for best load regulation. Use an external resistor divider to set the output voltage higher than the fixed output voltage.
4	SS	Soft Start. A 1 nF external capacitor connected to SS results in a 1.0 ms start-up time.
5	EN	Regulator Enable. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN (Pin 7 or Pin 8).
6	GND	Ground.
7	VIN	Regulator Input Supply. Bypass this pin to GND with a 4.7 μF or greater capacitor.
8	VIN	Regulator Input Supply. This pin is internally connected to Pin 7.
	EP	Exposed Pad. The exposed pad is on the bottom of the package. The exposed pad enhances thermal performance and is electrically connected to GND inside the package. Connect the exposed pad to the ground plane on the board to ensure proper operation.



Block Diagram



Applications Information

General

The LTP7792 is a low quiescent current, low dropout linear regulator that operates from 2.3 V to 6.5 v and provides up to 2 A of load current. Drawing a low 3.5 mA of quiescent current(typical) at full load makes the LTP7792 ideal for portable equipment.

Input Bypass Capacitor

Connecting a 4.7 μ F capacitor from VIN to GND reduces the circuit sensitivity to PCB layout, especially when long input traces or a high source impedance is encountered. If greater than 4.7 μ F of output capacitance is required, increase the input capacitor to match it.

Output Capacitor

The LTP7792 is designed for operation with small, space-saving ceramic capacitors but functions with most commonly used capacitors as long as care is taken with regard to the ESR value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 4.7 μF capacitance with an ESR of 0.05 Ω or less is recommended to ensure the stability of the LTP7792. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the LTP7792 to large changes in load current.

Programmable Precision Enable

The LTP7792 has an EN pin to turn on or turn off the regulator, When the EN pin is in logic high, the regulator will be turned on. The shutdown current is almost $0.1 \,\mu\text{A}$ typical. The EN pin may be directly tied to VIN to keep the part on. The Enable input is CMOS logic and cannot be left floating.

The upper and lower thresholds are user programmable and can be set higher than the nominal 1.2 V threshold by using two resistors. The resistance values, R_{EN1} and R_{EN2} , can be determined from


$$R_{EN1} = R_{EN2} * (V_{IN} - 1.2 V)/1.2 V$$

where:

 R_{EN2} is nominally 10 $k\Omega$ to 100 $\,k\Omega.$

 V_{IN} is the desired turn-on voltage.

The hysteresis voltage increases by the factor $(R_{EN1} + R_{EN2})/R_{EN1}$





Applications Information

Current Limit Protection

When output current at the OUT pin is higher than current limit threshold, the current limit protection will be triggered and clamp the output current to approximately 3.3 A to prevent over-current and to protect the regulator from damage due to overheating.

Soft Start

The LTP7792 incorporates a Soft-Start function that reduces the start-up current surge into the output capacitor (C_{OUT}) by allowing V_{OUT} to rise slowly to the final value.

Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown point (T_{SD} =150°C typically) the device goes to disabled state and the output voltage is not delivered until the die temperature decreases to 135°C. The Thermal Shutdown feature provides a protection from a catastrophic device failure at accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

Power Dissipation and Heat sinking

The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material and the ambient temperature affect the rate of junction temperature rise for the part. The maximum power dissipation the LTP7792 device can handle is given by:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where TJ(MAX) is the maximum junction temperature, TA is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance. For recommended operating condition specifications the maximum junction temperature is 150°C and T_A is the ambient temperature. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. The maximum power dissipation depends on the operating ambient temperature for fixed TJ(MAX) and thermal resistance, θ_{JA} .



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Input Voltage	V _{IN}	-0.3 to 7	٧
Output Voltage	V _{out}	-0.3 to V _{IN}	٧
Enable Voltage	V _{EN}	−0.3 to 7	٧
Soft-start Voltage	V _{SS}	-0.3 to V _{IN}	٧
Sense Voltage	VSENSE	−0.3 to 7	٧
Operating Junction Temperature	T _J	-40 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C
Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	36.4	°C /W
Human Body Model	FCD	±6000	٧
ESD Capability	—— ESD —	±2000	٧

NOTE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Voltage	V_{IN}	2.3		6.5	V
Output Current	I _{out}		2		Α
Effective Input Ceramic Capacitor Value	C _{IN}	3.3	4.7		μF
Effective Output Ceramic Capacitor Value	C _{out}		4.7		μF

Caution

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. LINEARIN recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

LINEARIN reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact LINEARIN sales office to get the latest datasheet.



Electrical Characteristics

 $(V_{IN} = V_{OUT-NOM} + 0.5 \text{ V or } 2.3 \text{ V}, \text{ EN = } V_{IN}, I_{OUT} = 10 \text{ mA}, T_{a} = 25 ^{\circ}\text{C}, C_{IN} = C_{OUT} = 4.7 \mu\text{F}, unless otherwise noted})$

PARAMETER	SYMB0L	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Input Voltage Operation Range	Vin		2.3		6.5	٧	
Fixed Output Voltage	Vоит	I _{LOAD} = 10 mA, T _J = 25°C	-0.8		0.7	- %	
Accuracy		I _{LOAD} = 100 μA to 2A, V _{IN} = (V _{OUT} + 0.5 V) to 6.5 V	-1.5		1.5		
Adjustable Output Voltage	Vsense	I _{LOAD} = 10 mA	1.194	1.2	1.212	- V	
Accuracy		I _{LOAD} = 100 μA to 2A, V _{IN} = (V _{OUT} + 0.5 V) to 6.5 V	1.182		1.218		
Line Regulation	$\Delta V_{0(\Delta VI)}$	$V_{IN} = V_{OUT-NOM} + 0.5 V$ to 6.5 V	-0.1		0.1	%/V	
Load Regulation	ΔV0(ΔΙΟ)	I _{OUT} = 100 μA to 2 A		0.1	0.3	%/A	
Load Current	ILOAD				2	Α	
Cround Current	loup	I _{OUT} = 0 μA		0.7	2	^	
Ground Current	IGND	I _{OUT} = 2 A		3.5	5	mA	
Shutdown Current	Ishdn	V _{EN} = 0 V, I _{OUT} = 0 mA, V _{IN} = 5 V		5	10	μΑ	
Output Current Limit	Іошм		2.4	3.2	3.9	Α	
Soft Start Current	lss	V _{IN} = 5 V	0.5	1	1.5	μА	
	VDO	I _{OUT} = 500 mA, V _{OUT} = 3 V		35	70	mV	
Dropout Voltage		I _{OUT} = 1 A, V _{OUT} = 3 V		70	135		
		I _{OUT} = 2 A, V _{OUT} = 3 V		135	270		
		100 kHz, V _{IN} = 4.0 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A		60		_	
		100 kHz, V _{IN} = 3.5 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A,		53			
Power Supply Rejection Ratio	PSRR	100 kHz, V _{IN} = 3.3 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A		42		-	
rower Supply Rejection Ratio	FJKK	1 MHz, V _{IN} = 4.0 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A		31		dB	
		1 MHz, V _{IN} = 3.5 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A,		30			
		1 MHz, V _{IN} = 3.3 V, V _{OUT} = 3 V, I _{LOAD} = 1.5A		20			
		10 Hz to 100 kHz, all fixed output voltages		6		μV _{RMS}	
		100 Hz to 100 kHz, all fixed output voltages		5		. 11113	
Output Voltage Noise	VN	100 Hz, all fixed output voltages	110				
		1 kHz, all fixed output voltages 40		40		nV/√Hz	
		10 kHz, all fixed output voltages		20	0		
		100 kHz, all fixed output voltages		12			
Start-up time	t start	V _{OUT} = 5 V, C _{SS} = 0 nF		380		μS	
	IJMICI	V_{OUT} = 5 V, C_{SS} = 1 nF		1		mS	



Electrical Characteristics

 $(V_{IN} = V_{OUT-NOM} + 0.5 \text{ V or } 2.3 \text{ V, EN} = V_{IN}, I_{OUT} = 10 \text{ mA}, T_{a} = 25 ^{\circ}\text{C}, C_{IN} = C_{OUT} = 4.7 \mu\text{F, unless otherwise noted})$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Rising	UVL0 _{RISE}			•	2.28	٧
Input Voltage Falling	UVL0 _{FALL}	V _{IN} = 2.3 V to 6.5 V				٧
Internal UVLO Hysteresis	UVL0 _{HYS}			200		mV
	t _{TR_REC}	Time for output voltage to settle within $\pm V_{SETTLE}$ from V_{DEV} for a 1 mA to 1.5 A load step, load step rise time = 400 ns				μS
Transient Load Response	V_{DEV}	Output voltage deviation due to 1 mA to 1.5 A load step				mV
	V _{SETTLE}	Output voltage deviation after transient load response time (t_{TR_REC} has passed, V_{OUT} = 5 V, C_{OUT} = 4.7 μF	0.1			%
EN Input Logic High	V _{EN-HIGH}		1.27			٧
EN Input Logic Low	$V_{\text{EN-LOW}}$	V _{IN} = 2.3 V to 6.5 V			0.4	٧
EN Input Logic Hysteresis	V EN-HY			90		mV
EN Input Logic High	$V_{\text{EN-HIGH}}$		1.11	1.2	1.27	٧
EN Input Logic Low	$V_{\text{EN-LOW}}$	V _{IN} = 2.3 V to 6.5 V,		1.1	1.16	٧
EN Input Logic Hysteresis	VEN-HY	EN = V_{IN} or GND, From EN rising from 0 V to V_{IN} to		100		mV
EN Input Leakage Current	len-lk	0.1 V × V _{OUT}		0.1		μΑ
EN Input Delay Time	T _{EN-DLY}			100		μs
VOUT Pull-down Resistance V _{OUT-PUL}		EN = 0 V, V _{OUT} = 1 V	4		kΩ	
Thermal Shutdown Temperature	T _{SD}	Temperature rising from T _J =+25°C		150		°C
Thermal Shutdown Hysteresis	T _{SDH}	Temperature falling from $T_{\rm SD}$		15		°C






Figure 1. Output voltage vs Junction Temperature




Figure 2. Output voltage vs Load current




Figure 3. Output voltage vs Input voltage




Figure 4. Ground current vs Junction temperature




Figure 5. Ground current vs Load current




Figure 6. Ground current vs Input voltage






Figure 7. Dropout voltage vs Load current (1.2 V Adjustable version & Vout = 5 V)




Figure 8. Output voltage vs Input voltage in dropout (1.2 V Adjustable version & Vout = 5 V)




Figure 9. Ground current vs Input voltage in dropout (1.2 V Adjustable version & Vout = 5 V)




Figure 10. Output voltage vs Junction temperature (Vout = 3 V)




Figure 11. Output voltage vs Load current (Vout = 3 V)




Figure 12. Output voltage vs Input voltage (Vout = 3 V)






Figure 13. Ground current vs Junction temperature (Vout = 3 V)




Figure 14. Ground current vs Load current (Vout = 3 V)




Figure 15. Ground current vs Input voltage (Vout = 3 V)




Figure 16. Dropout voltage vs Load current (Vout = 3 V)




Figure 17. Output voltage vs Input voltage in dropout (Vout = 3 V)




Figure 18. Ground current vs Input voltage in dropout (Vout = 3 V)






Figure 19. Output voltage vs Junction temperature Adjustable version (Vout = 1.2 V)




Figure 20. Output voltage vs Load current Adjustable version (Vout = 1.2 V)




Figure 21. Output voltage vs Input voltage Adjustable version (Vout = 1.2 V)




Figure 22. Ground current vs Junction temperature Adjustable version (Vout = 1.2 V)




Figure 23. Ground current vs Load current Adjustable version (Vout = 1.2 V)




Figure 24. Ground current vs Input voltage Adjustable version (Vout = 1.2 V)






Figure 25. Soft start current vs Temperature, Input voltage (1.2 V Adjustable version & Vout = 5 V)




Figure 26. Power supply rejection ratio vs Frequency (Vout = 3 V, 2A load current, Various headroom voltages)




Figure 27. Power supply rejection ratio vs Headroom (Vout = 3 V, 2A load current, Different Frequencies)




Figure 28. Power supply rejection ratio vs Frequency (Vout = 3 V, 800mV headroom)




Figure 29. Power supply rejection ratio vs Frequency (Vout = 3 V, 500mV headroom)




Figure 30. Power supply rejection ratio vs Frequency (1.2 V Adjustable version & Vout = 5 V, 2A load current, Various headroom voltages)






Figure 31. Power supply rejection ratio vs Headroom (1.2 V Adjustable version & Vout = 5 V, 2A load current, Different Frequencies)




Figure 32. Power supply rejection ratio vs Frequency (1.2 V Adjustable version & Vout = 5 V, 800mV headroom)




Figure 33. Power supply rejection ratio vs Frequency (1.2 V Adjustable version & Vout = 5 V, 500mV headroom)




Figure 34. Power supply rejection ratio vs Frequency (1.2 V Adjustable version & Vout = 5 V, 400mV headroom)




Figure 35. RMS Output Noise vs Load Current (Adjustable version Vout = 1.2 V)




Figure 36. RMS Output Noise vs Load Current (Vout = 3 V)







Figure 37. RMS Output Noise vs Load Current (1.2 V Adjustable version & Vout = 5 V)



Output voltage (V)
Figure 38. RMS Output Noise vs Output
voltage (Load current = 100 mA)




Figure 39. Output noise spectral density vs Frequency (Adjustable version Vout = 1.2 V)




Figure 40. Output noise spectral density vs Frequency (Vout = 3 V)




Figure 41. Output noise spectral density vs Frequency (1.2 V Adjustable version & Vout = 5 V)






Figure 42. Output noise spectral density vs Frequency (Different output voltages, I_{LOAD} = 100 mA) Note:






Time (200µs/div)

Figure 43. Load Transient Response, I_{LOAD} = 10 mA to 1 A, 1.2 V Adjustable version & Vout = 5 V, V_{IN} = 5.5 V, CH1 = V_{OUT} , CH2 = I_{LOAD}




Time (200µs/div)


Figure 44. Load Transient Response, I_{LOAD} = 100 mA to 1.6 A, 1.2 V Adjustable version & Vout = 5 V, V_{IN} = 5.5 V, CH1 = V_{OUT} , CH2 = I_{LOAD}



Time (200 μ s/div) Figure 45. Load Transient Response, I_{LOAD} = 10 mA to 1 A, Adjustable Version , V_{OUT} = 1.2 V, V_{IN} = 2.5 V, CH1 = V_{OUT}, CH2 = I_{LOAD}




Time (200 μ s/div) Figure 46. Load Transient Response, I_{LOAD} = 100 mA to 1.6 A, Adjustable Version , V_{OUT} = 1.2 V, V_{IN} = 2.5 V, CH1 = V_{OUT} , CH2 = I_{LOAD}



Time (20µs/div)


Figure 47. Line Transient Response, 6 V to 6.5 V, I_{LOAD} = 500 mA, 1.2 V Adjustable version & Vout = 5 V, CH1 = V_{IN} , CH2 = V_{OLIT}



Time (20µs/div)


Figure 48. Line Transient Response, 6 V to 6.5 V, I_{LOAD} = 2 A, 1.2 V Adjustable version & Vout = 5 V, CH1 = V_{IN} , CH2 = V_{OUT}





Time (20µs/div)

Figure 49. Line Transient Response, 2.5 V to 3 V, I_{LOAD} = 500 mA, Adjustable Version , V_{OUT} = 1.2V, CH1 = V_{IN} , CH2 = V_{OUT}



Time (20µs/div)

Figure 50. Line Transient Response, 2.5 V to 3 V, I_{LOAD} = 2 A, Adjustable Version , V_{OUT} = 1.2V, CH1 = V_{IN} , CH2 = V_{OUT}




Figure 51. Typical start-up behavior






Figure 52. Typical soft start behavior,
Different Css values

Application Circuits



Package Dimension

DFN3×3-8



Cumahal	Dimensions In Millimeters			
Symbol	Min	Max		
А	0.700	0.800		
A1	0.000	0.050		
A2	0.2	03REF		
b	0.180	0.300		
D	2.900	3.100		
D1	2.200	2.400		
E	2.900	3.100		
E1	1.400	1.600		
е	0.650BSC			
L	0.375	0.575		
k	0.200			

