

1. DESCRIPTION

The XLA1051 is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed CAN applications in the automotive industry, providing differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The XLA1051 belongs to the third generation of high-speed CAN transceivers, offering significant improvements over first- and second-generation devices such It offers improved ElectroMagnetic Compatibility (EMC) and ElectroStatic Discharge (ESD) performance, and also features:

Ideal passive behavior to the CAN bus when the supply voltage is off

The XLA1051 implements the CAN physical layer as defined in ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s.

These features make the XLA1051 an excellent choice for all types of HS-CAN networks, in nodes that do not require a standby mode with wake-up capability via the bus.

2. FEATURES AND BENEFITS

2.1. General

- ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant
- Timing guaranteed for data rates up to 5 Mbit/s in the CAN FD fast phase
- Suitable for 12 V and 24 V systems
- Low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)
- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)

2.2. Low-power management

- Functional behavior predictable under all supply conditions
- Transceiver disengages from the bus when not powered up (zero load)



2.3. Protection

- High ElectroStatic Discharge (ESD) handling capability on the bus pins
- Bus pins protected against transients in automotive environments
- Transmit Data (TXD) dominant time-out function
- Undervoltage detection on pins V_{CC} and V_{IO}
- Thermally protected

3. QUICK REFERENCE DATA

Table 1. Quick reference data

Symbol	Parameter	Conditions		Тур	Max	Unit
V _{cc}	supply voltage		4.5	-	5.5	V
V _{IO}	supply voltage on pin V _{IO}		2.8	-	5.5	V
$V_{uvd(VCC)}$	undervoltage detection voltage on pin V _{CC}		3.5	-	4.5	V
V _{uvd(VIO)}	undervoltage detection voltage on pin V _{IO}		1.3	2.0	2.7	٧
		Silent mode	0.1	1	2.5	mA
Icc	supply current	Normal mode; bus recessive	2.5	5	10	mA
		Normal mode; bus dominant	20	50	70	mA
		Normal/Silent mode				
I _{IO}	supply current on pin V _{IO}	recessive; V _{TXD} = V _{IO}	-	80	250	μΑ
		dominant; V _{TXD} = 0 V	-	350	500	μΑ
V _{ESD}	electrostatic discharge voltage	IEC 61000-4-2 at pins CANH and CANL	-8	-	+8	kV
V _{CANH}	voltage on pin CANH		-58		+58	V
V_{CANL}	voltage on pin CANL		-58	-	+58	V
T _{vj}	virtual junction temperature		-40	-	+125	°C



4. BLOCK DIAGRAM




Fig 1. Block diagram



5. PINNING INFORMATION

5.1. Pinning




Fig 2. Pin configuration diagrams

5.2. Pin description

Table 3. Pin description

Symbol	Pin	Description	
TXD	1	transmit data input	
GND	2	ground	
V _{CC}	3	supply voltage	
RXD	4	receive data output; reads out data from the bus lines	
n.c.	5	not connected; in XLA1051T version	
CANL	6	LOW-level CAN bus line	
CANH	7	HIGH-level CAN bus line	
S	8	Standby mode control input	



6. FUNCTIONAL DESCRIPTION

The XLA1051 is a high-speed CAN stand-alone transceiver with Silent mode. It combines the functionality of the transceiver with improved EMC and ESD handling capability. Improved slope control and high DC handling capability on the bus pins provides additional application flexibility.

6.1. Operating modes

The XLA1051 supports two operating modes, Normal and Silent, which are selected via pin S. See Table 4 for a description of the operating modes under normal supply conditions.

Table 4. Operating modes

Table it operating modes							
D.C. ala	Inputs			Out	puts		
Mode	Pin EN	PIN S	PIN TXD	CAN driver	PIN RXD		
Normal	HIGH	LOW	LOW	dominant	active ⁽¹⁾		
	HIGH	LOW	HIGH	recessive	active ⁽¹⁾		
Silent	HIGH	HIGH	X ⁽²⁾	recessive	active ⁽¹⁾		
Off	LOW	X ⁽²⁾	X ⁽²⁾	floating	floating		

^[1] LOW if the CAN bus is dominant, HIGH if the CAN bus is recessive.

6.1.1 Normal mode

A LOW level on pin S selects Normal mode. In this mode, the transceiver is able to transmit and receive data via the bus lines CANH and CANL (see Figure 1 for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible ElectroMagnetic Emission (EME).

6.1.2 Silent mode

A HIGH level on pin S selects Silent mode. In Silent mode the transmitter is disabled, releasing the bus pins to recessive state. All other IC functions, including the receiver, continue to operate as in Normal mode. Silent mode can be used to prevent a faulty CAN controller from disrupting all network communications.

6.2. Fail-sate features

6.2.1 TXD dominant time-out function

A 'TXD dominant time-out' timer is started when pin TXD is set LOW. If the LOW state on pin TXD persists for longer than tto(dom)TXD, the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set HIGH. The TXD dominant time-out time also defines the minimum possible bit rate of 20 kbit/s.

^{[2] &#}x27;X' = don't care.



6.2.2 Internal biasing of TXD, S and EN input pins

Pin TXD has an internal pull-up to V_{10} and pins S have internal pull-downs to GND. This ensures a safe, defined state in case one or more of these pins is left floating.

6.2.3 Undervoltage detection on pins V_{CC} and V_{IO}

Should V_{CC} or V_{IO} drop below their respective undervoltage detection levels ($V_{uvd(VCC)}$ and $V_{uvd(VIC)}$); see Table 7), the transceiver will switch off and disengage from the bus (zero load) until V_{CC} and V_{IO} have recovered.

6.2.4 Overtemperature protection

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature, $T_{j(sd)}$, the output drivers will be disabled until the virtual junction temperature falls below Tj(sd) and TXD becomes recessive again. Including the TXD condition ensures that output driver oscillations due to temperature drift are avoided.

www.xinluda.com 6/12 Rev 1.0



7. LIMITING VALUES

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND

Symbol	Parameter	Conditions	Min	Max	Unit
W	voltage on pin x ⁽¹⁾	on pins CANH, CANL	-58	+58	V
V_X	voltage on pin x ¹⁻⁷	on any other pin	-0.3	+7	V
V _(CANH-CANL)	voltage between pin CANH and pin CANL		-27	+27	V
		on pins CANH and CANL (2)			
		pulse 1	-100	-	V
V_{trt}	transient voltage	pulse 2a	-	75	V
		pulse 3a	-150	-	V
		pulse 3b	-	100	V
		IEC 61000-4-2 (150 pF, 330Ω) (3)			
		at pins CANH and CANL	-8	+8	kV
		Human Body Model (HBM); 100 pF, 1.5			
		$k\Omega$ (4)			
		at pins CANH and CANL	-8	+8	kV
	electrostatic discharge	at any other pin	-4	+4	kV
V_{ESD}	voltage	Machine Model (MM); 200 pF, 0.75 μ H, 10 Ω			
		on any pin	-300	+300	kV
		Charged Device Model (CDM); field			
		Induced charge; 4 pF (6)			
		at corner pins	-750	+750	V
		at any pin	-500	+500	V
T _{vj}	virtual junction temperature	(7)	-40	+150	°C
T_{stg}	storage temperature		-55	+150	°C

Note:

8. THERMAL CHARACTERISTICS

Table 6. Thermal characteristics

According to IEC 60747-1

Symbol	Parameter	Conditions ⁽¹⁾	Тур	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	SOP8 package; in free air	155	K/W

<u>www.xinluda.com</u> 7 / 12 Rev 1.0

⁽¹⁾ The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these values.

⁽²⁾ According to IEC TS 62228 (2007), Section 4.2.4; parameters for standard pulses defined in ISO7637 part 2: 2004-06.

⁽³⁾ According to IEC TS 62228 (2007), Section 4.3; DIN EN 61000-4-2.

⁽⁴⁾ In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: Tvj = Tamb + P × Rth(vj-a), where Rth(vj-a) is a fixed value to be used for the calculation of Tvj. The rating for Tvj limits the allowable combinations of power dissipation (P) and ambient temperature (Tamb).



9. STATIC CHARACTERISTICS

Table 7. Static characteristics

Tvj = -40 °C to +125°C; V $_{CC}$ = 4.5 V to 5.5 V; V $_{IO}$ = 2.8 V to 5.5 V $^{[1]}$; R $_{L}$ = 60 Ω ; unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC. $^{[2]}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply; pin V _{cc}						
Vcc	supply voltage		4.5	-	5.5	V
		Silent mode	0.1	1	2.5	μΑ
		Normal mode				
		recessive; V _{TXD} = V _{IO}	-	5	10	mA
I _{cc}	supply current	dominant; V _{TXD} = 0 V	-	50	70	mA
		dominant; lines; V _{TXD} = 0 V;	2.5	00	110	
		short circuit on bus	2.5	80	110	mA
	undervoltage detection	-3 V < (V _{CANH} = V _{CANL}) < +18 V				-
$V_{uvd(VCC)}$	voltage on pin V _{CC}		3.5	-	4.5	V
I/O level adante	er supply; pin V _{IO} [1]					_
V _{IO}	supply voltage on pin V _{IO}		2.8	-	5.5	V
*10	supply voltage on pill vio	Normal mode	2.0		3.3	-
I _{IO}	supply current on pin V _{IO}	recessive; $V_{TXD} = V_{IO}$	_	80	250	μА
10		dominant; V _{TXD} = 0 V	-	350	500	μΑ
	undervoltage detection	, , , , , ,				
$V_{uvd(VIO)}$	voltage on pin V _{IO}		1.3	2.0	2.7	V
Mode control in	puts; pins S and EN					
V _{IH}	HIGH-level input voltage	[3]	0.7V _{IO}	-	V _{IO} +0.3	V
VIL	LOW-level input voltage		-0.3	-	0.3V _{IO}	V
I _{IH}	HIGH-level input current	$V_S = V_{IO}$; $V_{EN} = V_{IO}$	1	4	10	μΑ
IIL	LOW-level input current	$V_S = 0 \text{ V}; V_{EN} = 0 \text{ V}$	-1	0	+1	μΑ
CAN transmit da	ata input; pin TXD					
V _{IH}	HIGH-level input voltage	[3]	0.7V _{IO}	-	V _{IO} +0.3	V
V _{IL}	LOW-level input voltage		-0.3	-	+0.3V _{IO}	V
I _{IH}	HIGH-level input current	$V_{TXD} = V_{IO}$	-5	0	+5	μΑ
I _{IL}	LOW-level input current	Normal mode; V _{TXD} =0V	-260	-150	-30	μΑ
Ci	input capacitance	[4]	-	5	10	pF
CAN receive dat	a output; pin RXD					
I _{OH}	HIGH-level output current	$V_{RXD} = V_{IO} - 0.4 V$	-8	-3	-1	mA
I _{OL}	LOW-level output current	V _{RXD} = 0.4 V; bus dominant	2	5	12	mA
Bus lines; pins C	ANH and CAN					
		$V_{TXD} = 0 \text{ V}; \text{ t} < \text{t}_{to(dom)TXD}$				
$V_{O(dom)}$	dominant output voltage	pin CANH; R_L = 50 Ω to 65 Ω	2.75	3.5	4.5	V
		pin CANL; R_L = 50 Ω to 65 Ω	0.5	1.5	2.25	V
V _{dom(TX)sym}	transmitter dominant voltage symmetry	$V_{dom(TX)sym} = V_{CC} - V_{CANH} - V_{CANL}$	-400	-	+400	mV
		$V_{TXsym} = V_{CANH} + V_{CANL};$ [4]				
V_{TXsym}	transmitter voltage	$f_{TXD} = 250 \text{ kHz}, 1 \text{ MHz and } 2.5 \text{ MHz}^{[5]}$	0.9V _{cc}	-	1.1V _{CC}	V
,	symmetry	V _{cc} = 4.75 V to 5.25 V;				
		C _{SPLIT} = 4.7 nF				
		dominant: Normal mode; $V_{TXD} = 0 \text{ V}$; t <t<sub>to(dom)TXD; $V_{CC} = 4.75 \text{ V}$ to 5.25 V</t<sub>				
		$R_L = 50 \Omega \text{ to } 65 \Omega$	1.5	-	3	V
V _{O(dif)}	differential output voltag	R _L = 45 Ω to 70 Ω	1.4	-	3.3	V
V O(dif)	differential output voltag	$R_L = 2240 \Omega$	1.5	_	5.5	V
		recessive; no load	1.5			<u> </u>
		Normal mode: $V_{TXD} = V_{IO}$	-50	_	+50	mV
		Normal/Silent mode; $V_{TXD} = V_{IO}$;		0.5		
V _{O(rec)}	ecessive output voltage	no load	2	V _{CC}	3	V
	1100	Normal/Silent mode;				
$V_{th(RX)dif}$	differential receiver	-30 V ≤ V _{CANL} ≤ +30 V;	0.5	0.7	0.9	V
,,	threshold voltage	-30 V ≤ V _{CANH} ≤ +30 V				
		Normal/Silent mode;				
$V_{rec(RX)}$	receiver recessive voltage	-30 V ≤ V _{CANL} ≤ +30 V;	-4	-	0.5	V
		$-30 \text{ V} \le \text{V}_{\text{CANH}} \le +30 \text{ V}$				



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{dom(RX)}$	receiver dominant voltage	Normal/Silent mode; $-30 \text{ V} \leq V_{\text{CANL}} \leq +30 \text{ V};$ $-30 \text{ V} \leq V_{\text{CANH}} \leq +30 \text{ V}$	0.9	-	9.0	V
V _{hys(RX)} dif	differential receiver hysteresis voltage	Normal mode; $-30 \text{ V} \le \text{V}_{\text{CANL}} \le +30 \text{ V};$ $-30 \text{ V} \le \text{V}_{\text{CANH}} \le +30 \text{ V}$	50	120	300	mV
I _{O(sc)dom}	dominant short-circuit output current	$V_{TXD} = 0 \text{ V; } t < t_{to(dom)TXD; } V_{CC} = 5 \text{ V}$ pin CANH; $V_{CANH} = -15 \text{ V to } +40 \text{ V}$ pin CANL; $V_{CANL} = -15 \text{ V to } +40 \text{ V}$	-100 40	-70 70	-40 100	mA mA
I _{O(sc)rec}	recessive short-circuit output current	Normal/Silent mode; V _{TXD} = V _{IO} ; V _{CANH} = V _{CANL} = -27 V to +32 V	-5	-	+5	mA
Ιι	leakage current	$V_{CC} = V_{IO} = 0 \text{ V or } V_{CC} = V_{IO} = \text{ shorted to ground via } 47 \text{ k}\Omega;$ $V_{CANH} = V_{CANL} = 5V$	-5	-	+5	μА
R _i	nput resistance	$-2 \text{ V} \le \text{V}_{\text{CANL}} \le +7 \text{ V};$ [4] $-2 \text{ V} \le \text{V}_{\text{CANH}} \le +7 \text{ V}$	9	15	28	kΩ
ΔR_i	input resistance deviation	$ 0 \text{ V} \leq \text{V}_{\text{CANL}} \leq +5 \text{ V}; $ $ 0 \text{ V} \leq \text{V}_{\text{CANH}} \leq +5 \text{ V} $	-1	-	+1	%
R _{i(dif)}	differential input resistance	$-2 \text{ V} \le \text{V}_{\text{CANL}} \le +7 \text{ V};$ [4] -2 \text{V} \le \text{V}_{\text{CANH}} \le +7 \text{V}	19	30	52	kΩ
C	common-mode input capacitance	[4]	-	-	20	pF
C _{i(cm)}	differential input capacitance	[4]	-	-	10	
Temperature de	etection					
T _{j(sd)}	shutdown junction temperature	[4]	-	190	-	°C

NOTE:

- (1) In transceivers without a Vio pin, the Vio input is internally connected to Vcc.
- (2) All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.
- (3) Maximum value assumes Vcc < Vio; if Vcc > Vio, the maximum value will be Vcc + 0.3 V.
- (4) Not tested in production; guaranteed by design.
- (5) The test circuit used to measure the bus output voltage symmetry (which includes CSPLIT) is shown in Figure 6.

10. DYNAMIC CHARACTERISTICS

Table 8. Dynamic characteristics

Tvj =-40°C; to +125°C; V $_{CC}$ = 4.5 V to 5.5 V; V $_{IO}$ = 2.8 V to 5.5 V $_{I}^{(1)}$; RL = 60 Ω unless specified otherwise. All voltages are defined with respect to ground. Positive currents flow into the IC. [2]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Transceiver tir	ning; pins CANH, CANL, TXD and RXD; see	igure 3				
t _{d(TXD-busdom)}	delay time from TXD to bus dominant	Normal mode	1	65	-	ns
$t_{d(TXD-busrec)}$	delay time from TXD to bus recessive	Normal mode	ı	90	-	ns
$t_{d(busdom-RXD)}$	delay time from bus dominant to RXD	Normal mode	1	60	-	ns
t _{d(busrec-RXD)}	delay time from bus recessive to RXD	Normal mode	ı	65	-	ns
t _{d(TXDL-RXDL)}	delay time from TXD LOW to RXD LOW	Normal mode: versions with V_{IO} pin	40	-	250	ns
		Normal mode: other versions	40	-	220	ns
t _{d(TXDH-RXDH)}	delay time from TXD HIGH to RXD	Normal mode: versions with V _{IO} pin	40	-	250	ns
	HIGH	Normal mode: other versions	40	-	220	ns
	transmitted recessive bit width	t _{bit(TXD)} = 500 ns [3]	435	-	530	ns
t _{bit(bus)}	transmitted recessive bit width	$t_{bit(TXD)} = 200 \text{ ns}$ [3]	155	-	210	ns
	bit time on pin RXD	$t_{bit(TXD)} = 500 \text{ ns} $ [3]	400	-	550	ns
$t_{bit(RXD)}$	bit time on pin KAD	$t_{bit(TXD)} = 200 \text{ ns} $ [3]	120	-	220	ns
۸+	raceiver timing symmetry	t _{bit(TXD)} = 500 ns	-65	-	+40	ns
Δt_{rec}	receiver timing symmetry	t _{bit(TXD)} = 200 ns	-45	-	+15	ns
t _{to(dom)TXD}	TXD dominant time-out time	V _{TXD} = 0 V; Normal mode [4]	0.3	1	5	ms

- (1) In transceivers without a VIO pin, the VIO input is internally connected to VCC.
- (2) All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.
- (3) See Figure 4.
- (4) Minimum value of 0.8ms required according to SAE J2284; 0.3ms is allowed according to ISO11898-2:2016 for legacy devices.

www.xinluda.com 9 / 12 Rev 1.0






Fig 3. CAN transceiver timing diagram




Fig 4. CAN FD timing definitions according to ISO 11898-2:2016



11. TEST INFORMATION




Fig 5. Timing test circuit for CAN transceiver




Fig 6. Test circuit for measuring transceiver driver symmetry

<u>www.xinluda.com</u> 11 / 12 Rev 1.0



12. ORDERING INFORMATION

Ordering Information

Part	Device	Package	Body size	Temperate	MSL	Transpo	Package
Number	Making	type	(mm)	(°C)		Rt	Quantit
XLA1051T/1	XL1051T1	SOP-8	4.90*3.90	-40 to +125	MSL3	T&R	2500

13. DIMENSIONAL DRAWINGS

