

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

General Description

AD8551/ AD8552

The AD855x family of amplifiers provides input offset voltage correction for very low offset and drift through the use of patented fast step response chopper stabilized techniques. This method constantly measures and compensates the input offset ,eliminating drift over time and temperature and the effect of 1/f noise. This desig n breakthrough allows the combination of a gain bandwidth product of 1.5 MHz and a high slew rate of 1.2 V/ μ s, while only drawing 125 μ A supply current. These devices are unitygain stable and have good Power Supply Rejection Ratio (PSRR) and Common Mo de Rejection Ratio (CMRR).

The AD855x series are perfectly suited for applications that require precision amplification of low level signals, in which error sources cannot be tolerated, even in which high bandwidth and fast transition are needed. The rail-to-rail input and output swings make both high-side and low-side sensing easy. The LTH855x series can operat e with a single supply voltage as low as 1.8 V for 2-cell battery applications.

The AD855x op-amps have enhanced EMI protection to minimize any electromagnetic interference from external sources, and have high electro-static discharge (ESD) protection (5-kV HBM). All models are specified over the extended industrial temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C.


Features and Benefits


- High DC Precision:
 - \pm 8 μ V (maximum) V_{OS} with a Drift of \pm 40 nV/°C (maximum)
 - A_{VOL} : 112 dB (minimum, $V_{DD} = 5.5V$)
 - PSRR: 112 dB (minimum, $V_{DD} = 5.5V$)
 - CMRR: 112 dB (minimum, V_{DD} = 5.5V)
 - V_n : 0.45 μV_{PP} (typical, f = 0.1 to 10 Hz)
- 1.5 MHz Bandwidth and 1.2 V/μs Slew Rate
- Settling Time to 0.1% with 1V Step: 1.2 μs
- Overload Recovery Time to 0.1%: 35 μs
- Micro-Power 125 μA per Amplifier and 1.8 V to 5.5 V Wide Supply Voltage Range
- Operating Temperature Range: -40°C to +125°C

Applications

- Precision current sensing
- Resistor thermal detectors
- Temperature, position and pressure sensors
- Medical equipment
- Electronic scales
- Strain gage amplifiers
- Thermocouple amplifiers
- Driving A/D Converters

Pin Configurations (Top View)







AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Pin Description

Symbol	Description	Symbol	Description
-IN	Inverting input of the amplifier.	-V _S	Negative (lowest) power supply.
+IN	Non-inverting input of the amplifier.	OUT	Amplifier output.
+V _S	Positive (highest) power supply.	NC	No internal connection.

Ordering Information

Package Packag Name Quantit	' Fro Liassy	Operating Temperature	Marking Code
23-5L 3 000	Green (RoHS & no Sb/Br) -40°C to +125°C	851
IC-8L 4 000	Green (RoHS & no Sb/Br) -40°C to +125°C	852 X
	23-5L 3 000	Name Quantity Green (RoHS & no Sb/Br	Name Quantity Temperature 23-5L 3 000 Green (RoHS & no Sb/Br) -40°C to +125°C

Limiting Value

 $In accordance with the Absolute\,Maximum\,Rating\,System (IEC 60134).$

Parameter	Absolute Maximum Rating
Supply Voltage, V _{S+} to V _S -	10.0 V
Signal Input Terminals: Voltage, Current	${ m V_{S^-}}$ - 0.5 V to ${ m V_{S^+}}$ + 0.5 V, ± 20 mA
Output Short-Circuit	Continuous
Storage Temperature Range, T _{stg}	-65 °C to +150 °C
Junction Temperature, T _J	150 ℃
Lead Temperature Range (Soldering 10 sec)	260 ℃

ESD Rating

Parameter	Item	Value	Unit
	Human body model (HBM), per MIL-STD-883J / Method 3015.9	\pm 5 000	_
Electrostatic Discharge Voltage	Charged device model (CDM), per ESDA/JEDEC JS-002-2014	\pm 2 000	٧
	Machine model (MM), per JESD22-A115C	± 250	

 $^{(1) \}quad Eco\ Class-The\ plannedeco-friendly classification: Pb-Free (RoHS) or Green (RoHS\& Halogen\ Free).$



AD8551/ AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Electrical Characteristics

OFFSETVOLTAGE Vos 1 Input offset voltage drift T _A = -40 to +125 °C ±2 ±8 μV Vos TC Offset voltage drift T _A = -40 to +125 °C ±5 ±40 nV/°C PSRR Power supply rejection ratio Y _S = 2.0 to 5.5 V, V _{CM} + V _S - 2V 112 126 ±0 all put voltage notes and put voltage no	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	OFFSETV	OLTAGE								
PSRR Power supply rejection ratio V _s = 2.0 to 5.5 V, V _{CM} < V _{Ss} - 2V 112 126 dB INPUT BIAS CURRENT Input bias current T _A = +40 to +125 °C ±150 pA Input bias current T _A = +85 °C ±150 pA Input offset current ±100 pA NOISE V _n Input voltage noise density f = 0.01 to 1 Hz f = 0.14 to 0.45 15 f _n Input voltage noise density f = 10 kHz f = 10 kHz 15 f _n Input current noise density f = 1 kHz 19 nV/·Hz NPUTVOLTAGE V _S = 5.5 V, V _{CM} = -0.1 to 5.5 V 112 130 12 V _{CM} = 0 to 5.3 V, T _A = -40 to +125 °C 106 V _S +0.1 V Common-mode rejection ratio V _{CM} = 0 to 5.3 V, T _A = -40 to +125 °C 106 V _S +0.1 V V _{CM} = 0 to 5.3 V, T _A = -40 to +125 °C 106 V _S +0.1 V _S +0.1 V Input capacitance Differential 2.0 2.0 P <td>V_{os}</td> <td>Input offset voltage</td> <td></td> <td></td> <td>±2</td> <td>±8</td> <td>μV</td>	V _{os}	Input offset voltage			±2	±8	μV			
NPUT DIA S C URRENT	V _{os} TC	Offset voltage drift	T _A = -40 to +125 °C		±5	±40	nV/°C			
TA = -40 to +125 °C 106	DCDD	Power supply	V_{S} = 2.0 to 5.5 V, V_{CM} < V_{S+} - 2V	112	126		- 4D			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	אאכי	rejection ratio	T _A = -40 to +125 °C	106			- ub			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	INPUT BIA	AS CURRENT								
No No No No No No No No					±70		_			
lingut offset current ±100 pA	I_{B}	Input bias current	T _A = +85 °C		±150		pA			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			T _A = +125 °C		±700					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{os}	Input offset current			±100		pΑ			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	NOISE									
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V	Innut voltago noico	f = 0.01 to 1 Hz		0.1		\/			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	v _n	input voltage noise	f = 0.1 to 10 Hz		0.45		μ ν Ρ-Ρ			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Input voltage noise	f = 10 kHz		15					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	e _n		f = 1 kHz		19		— nV/√ Hz			
$ \begin{array}{ c c c c } \hline \text{INPUTVOLTAGE} \\ \hline V_{\text{CM}} & \hline{\text{Common-mode}} \\ \hline voltage range \\ \hline \hline V_{\text{S}} = 5.5 \text{ V, } V_{\text{CM}} = -0.1 \text{ to } 5.5 \text{ V} & 112 & 130 \\ \hline V_{\text{CM}} = 0 \text{ to } 5.3 \text{ V, } T_{\text{A}} = -40 \text{ to } +125 ^{\circ}\text{C} & 106 \\ \hline V_{\text{S}} = 2.0 \text{ V, } V_{\text{CM}} = 0.1 \text{ to } 2.0 \text{ V} & 102 & 122 \\ \hline V_{\text{CM}} = 0 \text{ to } 1.8 \text{ V, } T_{\text{A}} = -40 \text{ to } +125 ^{\circ}\text{C} & 96 \\ \hline \hline \hline \text{INPUTIMPEDANCE} \\ \hline R_{\text{IN}} & \text{Input resistance} & 100 & G\Omega \\ \hline \hline C_{\text{IN}} & \text{Input capacitance} & 100 & G\Omega \\ \hline \hline \hline C_{\text{IN}} & \text{Input capacitance} & 2.0 & pF \\ \hline \hline \hline OPEN-LOOP GAIN & 120 & 122 & 000 \\ \hline \hline R_{\text{L}} = 20 \text{ kQ, } V_{\text{O}} = 0.05 \text{ to } 3.5 \text{ V} & 112 & 132 \\ \hline \hline T_{\text{A}} = -40 \text{ to } +125 ^{\circ}\text{C} & 106 & 000 \\ \hline R_{\text{L}} = 2 \text{ kQ, } V_{\text{O}} = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 \\ \hline \hline T_{\text{A}} = -40 \text{ to } +125 ^{\circ}\text{C} & 95 \\ \hline \hline \hline FREQUENCY RESPONSE} & & & & & & & & & & & & & & & & & & &$	l _n		f = 1 kHz		10		fA/√ Hz			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	INPUTV0									
$ \begin{array}{c} {\sf CMRR} & {\sf Common-mode \\ \sf rejection \ ratio} \end{array} & \begin{array}{c} {\sf V_{CM}} = 0 \ to \ 5.3 \ V, {\sf T_A} = -40 \ to \ +125 \ ^{\circ}{\sf C} } & 106 \\ \hline {\sf V_S} = 2.0 \ V, {\sf V_{CM}} = -0.1 \ to \ 2.0 \ V } & 102 \\ \hline {\sf V_{CM}} = 0 \ to \ 1.8 \ V, {\sf T_A} = -40 \ to \ +125 \ ^{\circ}{\sf C}} & 96 \\ \hline \\ {\sf INPUTIMPEDANCE} \\ \hline {\sf R_{IN}} & {\sf Input \ resistance} & 100 & G\Omega \\ \hline {\sf C_{IN}} & {\sf Input \ capacitance} & 100 & G\Omega \\ \hline {\sf C_{IN}} & {\sf Input \ capacitance} & 100 & G\Omega \\ \hline {\sf Common \ mode} & 3.5 & pF \\ \hline \\ {\sf OPEN-LOOP \ GAIN} \\ \hline {\sf A_{VOL}} & {\sf Qpen-loop \ voltage} & R_L = 20 \ k\Omega, V_0 = 0.05 \ to \ 3.5 \ V & 112 & 132 \\ \hline {\sf T_A} = -40 \ to \ +125 \ ^{\circ}{\sf C} & 106 \\ \hline {\sf R_L} = 2 \ k\Omega, V_0 = 0.15 \ to \ 3.5 \ V & 101 & 120 \\ \hline {\sf T_A} = -40 \ to \ +125 \ ^{\circ}{\sf C} & 95 \\ \hline \\ {\sf FREQUENCYRESPONSE} \\ \hline {\sf GBW} & {\sf Gain \ bandwidth} \\ {\sf Gain \ bandwidth} & f = 1 \ kHz & 1.5 & MHz \\ \hline {\sf SR} & {\sf Slew \ rate} & G = +1, \ C_L = 100 \ pF, \ V_0 = 1.5 \ to \ 3.5 \ V & 1.2 & V/\mus \\ \hline {\sf To} \ 0.01\%, \ G = +1, \ 1V \ step & 1.2 \\ \hline {\sf To} \ 0.01\%, \ G = +1, \ 1V \ step & 1.5 \\ \hline \\ {\sf V_{CM}} = 0.15 \ V \times {\sf Spin \ V} & {\sf Spin $	V _{CM}			V _S 0.1		V _{S+} +0.1	٧			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _S = 5.5 V, V _{CM} = -0.1 to 5.5 V	112	130					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	OMBB	Common-mode	V_{CM} = 0 to 5.3 V, T_A = -40 to +125 °C	106			– dB			
$ \begin{array}{ c c c c c c } \hline \textbf{INPUTIMPEDANCE} & 100 & G\Omega \\ \hline \hline R_{IN} & Input resistance & 100 & G\Omega \\ \hline \hline C_{IN} & Input capacitance & Differential & 2.0 & pF \\ \hline \hline \textbf{Common mode} & 3.5 & pF \\ \hline \hline \textbf{OPEN-LOOP GAIN} & & & & & & \\ \hline \hline A_{VOL} & Open-loop voltage gain & & & & & & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.05 \text{ to } 3.5 \text{ V} & 112 & 132 & & \\ \hline \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.05 \text{ to } 3.5 \text{ V} & 112 & 132 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} & 101 & 120 & & \\ \hline \textbf{R}_L = 20 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5$	CMRR		$V_S = 2.0 \text{ V}, V_{CM} = -0.1 \text{ to } 2.0 \text{ V}$	102	122					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			V_{CM} = 0 to 1.8 V, T_A = -40 to +125 °C	96			_			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	INPUTIMI	PEDANCE								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{IN}	Input resistance		100			GΩ			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	۲	Innut canacitance	Differential		2.0		- nF			
$A_{VOL} \begin{array}{lllllllllllllllllllllllllllllllllll$	O _{IN}	mput capacitance	Common mode		3.5		pr			
$A_{VOL} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	OPEN-LO	OP GAIN								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			R_L = 20 k Ω , V_0 = 0.05 to 3.5 V	112	132		_			
$ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{T_A = -40 \text{ to } +125 \text{ °C} } $ 95 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{T_A = -40 \text{ to } +125 \text{ °C} } $ 95 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{95} $ 1.2 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{95} $ 1.5 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{95} $ 1.5 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{95} $ 1.5 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{95} $ 1.5 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{95} $ 1.5 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{95} $ 1.5 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{95} $ 1.5 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{100} $ 1.5 $ \frac{R_L = 2 \text{ k}\Omega, V_0 = 0.15 \text{ to } 3.5 \text{ V} }{100} $ 1.5	A	Open-loop voltage	T _A = -40 to +125 °C	106			- 4D			
FREQUENCY RESPONSE GBW Gain bandwidth product $f = 1 \text{ kHz}$ 1.5 MHz SR Slew rate $G = +1$, $C_L = 100 \text{ pF}$, $V_0 = 1.5 \text{ to } 3.5 \text{ V}$ 1.2 V/ μ s t_S Settling time $\frac{\text{To } 0.1\%, G = +1, 1V \text{ step}}{\text{To } 0.01\%, G = +1, 1V \text{ step}}$ 1.5	A _{VOL}		$R_L = 2 k\Omega$, $V_0 = 0.15 to 3.5 V$	101	120		_ ub			
GBW Gain bandwidth product $f = 1 \text{ kHz}$ 1.5 MHz SR Slew rate $G = +1$, $C_L = 100 \text{ pF}$, $V_0 = 1.5 \text{ to } 3.5 \text{ V}$ 1.2 $V/\mu s$ t_S Settling time $\frac{To \ 0.1\%, \ G = +1, \ 1V \text{ step}}{To \ 0.01\%, \ G = +1, \ 1V \text{ step}}$ 1.5 μs t_S Overload recovery t_S t_S t_S t_S			T _A = -40 to +125 °C	95						
SR Slew rate $G = +1$, $C_L = 100$ pF, $V_0 = 1.5$ to 3.5 V 1.2 $V/\mu s$ t_S Settling time $To 0.1\%$, $G = +1$, $1V$ step 1.2 μs t_S Overload recovery t_S t_S t_S t_S t_S	FREQUEN	ICYRESPONSE								
t _S Settling time To 0.1%, G = +1, 1V step 1.2 μs To 0.01%, G = +1, 1V step 1.5 t Overload recovery To 0.1%, V * Gain > V 35	GBW		f = 1 kHz		1.5		MHz			
t _S Settling time	SR			V/μs						
To 0.01%, G = +1, 1V step 1.5 + Overload recovery To 0.1% V * Gain > V 35		Cattling time	To 0.1%, G = +1, 1V step		1.2					
	ι _ς	Settling time	To 0.01%, G = +1, 1V step		1.5		μs			
	t _{OR}	Overload recovery time	To 0.1%, V _{IN} * Gain > V _S		35		μs			



AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Electrical Characteristics (continued)

 $V_S = 5.0 \, \text{V}, T_A = +25 \, \text{C}, V_{CM} = V_S/2, V_0 = V_S/2, \text{ and } R_L = 10 \, \text{k} \, \Omega \, \text{connectedto} \, V_S/2, \text{ unlessotherwise noted}.$ Boldfacelimitsapplyoverthespecified temperature range, $T_A = -40 \, \text{to} + 125 \, \text{C}$.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
OUTPUT								
V	High output voltage	R _L = 20 kΩ	V _{S+} -6		- mV			
V _{OH}	swing	R _L = 2 kΩ	V _{S+} -100	V _{S+} -60	- 1110			
V	Low output voltage	R_L = 20 k Ω		V _S -+4				
V _{OL}	swing	R _L = 2 kΩ		V _S -+40	V _S -+66	—— mV 66		
Z _{out}	Open -loopoutput imped ance	f = 350 kHz, I ₀ = 0		2		kΩ		
	Chart sirevit surrent	Source current through 10Ω		40		A		
I _{SC}	Short-circuit current	Sink current through 10Ω		50		mA		
POWER S	UPPLY							
V	Operating supply	T _A = 0 to +70 °C	1.8		5.5	- \/		
V _S	voltage	T _A = -40 to +125 °C	2.0		5.5	- v		
lα	Quiescent current (per amplifier)		80	125	190	μΑ		
THERMAL	. CHARACTERISTICS							
T _A	Operating temperature range		-40		+125	°C		
		SC70-5L		333		_		
$ heta_{JA}$	Package Thermal Resistance	S0T23-5L		190		_		
		DFN2x2-8L		80 216		_ °C/W		
		MSOP-8L						
		SOIC-8L		125		_		




AD8551/AD8552


Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Typical Performance Characteristics


 $AtT_A = +25~\%,~V_S = \pm 2.5 \text{V}, V_{\text{CM}} = V_S/2,~R_L = 10 \text{k}\Omega connected to V_S/2,~and~C_L = 100 \text{pF},~unless otherwise noted.}$




Input Offset Voltage Production Distribution.




Common-mode Rejection Ratio as a function of Frequency.




Quiescent Current as a function of Supply Voltage.



Open-loop Gain and Phase as a function of Frequency.



Power Supply Rejection Ratio as a function of Frequency.




Quiescent Current as a function of Temperature.

AD8551/AD8552


Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Typical Performance Characteristics (continued)


 ${\rm AtT_A} = +25~{\rm ^{\circ}\!C},~{\rm V_{CM}} = {\rm V_S/2},~{\rm and}~{\rm R_L} = 10~{\rm k}~{\rm \Omega}~{\rm connected to}~{\rm V_S/2},~{\rm unless otherwise}~{\rm noted}.$




Output Voltage Swing as a function of Output Current.



Short-circuit Current as a function of Supply Voltage.



Large Signal Step Response (4V Step).



Small Signal Step Response (100mV Step).

0.25 μs/div

AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Application Notes

The AD855x operational amplifiers are unity-gain stable and free from unexpected output phase reversal. These devices use a proprietary autocalibration technique to provide low offset voltage and very low drift over time and temperature. For lowest offset voltage and precision performance, optimize circuit layout and mechanical conditions. hinvΔ temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. Cancel these thermallygenerated potentials by assuring they are equal on both input terminals. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield operational amplifier and input circuitry from air currents, such as cooling fans.

Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of $0.1\mu\text{V/°C}$ or higher, depending on materials used.

OPERATING VOLTAGE

The AD855x family is fully specified and ensured for operation from 2.0V to 5.5V (± 1.0 V to ± 2.75 V). In addition, many specifications apply from -40°C to +125°C. Parameters that vary significantly with operating voltages or temperature are illustrated in the Typical Characteristics graphs.

NOTE: Supply voltages (V_{S+} to V_{S-}) higher than +10V can permanently damage the device.

INPUTVOLTAGE

The input common-mode voltage range of the AD855x series extends 100mV beyond the negative supply rail and reaches the positive supply rail. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically V_{S+} -1.4V to the positive supply, whereas the P-channel pair is active for inputs from 200mV below the negative supply to approximately V_{S+} -1.4V. There is a small transition region, typically V_{S+} -1.2V to V_{S+} -1V, in which both pairs are on. This 200mV transition region can vary up to 200mV with process variation. Thus, the transition region (both stages on) can range from V_{S+} -1.4V to V_{S+} -1.2V on the low end, up to V_{S+} -1V to $V_{S_{+}}$ -0.8V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can be degraded compared to device operation outside this region.

The typical input bias current of the AD855x during

normal operation is approximately 70pA. In over-driven conditions, the bias current can increase significantly. The most common cause of an overdriven condition occurs when the operational amplifier is outside of the linear range of operation. When the output of the operational amplifier is driven to one of the supply rails, the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes inside the front-end input chopping switches that combine with electromagnetic interference (EMI) filter resistors to create the equivalent circuit. Notice that the input bias current remains within specification in the linear region.

INPUT EMIFILTER AND CLAMP CIRCUIT

Figure 1 shows the input EMI filter and clamp circuit. The AD855x op-amps have internal ESD protection diodes (D1, D2, D3, and D4) that are connected between the inputs and each supply rail. These diodes protect the input transistors in the event of electrostatic discharge and are reverse biased during normal operation. This protection scheme allows voltages as high as approximately 500mV beyond the rails to be applied at the input of either terminal without causing permanent damage. See the table of Absolute Maximum Ratings for more information.

Operational amplifiers vary in susceptibility to EMI. If conducted EMI enters the operational amplifier, the dc offset at the amplifier output can shift from its nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The EMI filter of the AD855x family is composed of two 5-k Ω input series resistors ($R_{\rm S1}$ and $R_{\rm S2}$), two common-mode capacitors ($C_{\rm CM1}$ and $C_{\rm CM2}$), and a differential capacitor ($C_{\rm DM}$). These RC networks set the -3dB low-pass cutoff frequencies at 35-MHz for common-mode signals, and at 22-MHz for differential signals.




Figure 1. Input EMI Filter and Clamp Circuit

AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Application Notes (continued)

INTERNAL OFFSET CORRECTION

The AD855x operational amplifiers use an autocalibration technique with a time-continuous 500kHz operational amplifier in the signal path. This amplifier is zero-corrected every 2 μ s using a proprietary technique. Upon power up, the amplifier requires approximately 100 μ s to achieve specified V_{OS} accuracy. This design has no aliasing or flicker noise.

CAPACITIVE LOAD AND STABILITY

The AD855x family can safely drive capacitive loads of up to 500pF in any configuration. As with most amplifiers, driving larger capacitive loads than specified may cause excessive overshoot and ringing, or even oscillation. A heavy capacitive load reduces the phase margin and causes the amplifier frequency response to peak. Peaking corresponds to overshooting or ringing in the time domain. Therefore, it is recommended that external compensation be used if the AD855x op-amps must drive a load exceeding 500pF. This compensation is particularly important in the unity-gain configuration, which is the worst case for stability.

A quick and easy way to stabilize the op-amp for capacitive load drive is by adding a series resistor, $R_{\rm ISO}$, between the amplifier output terminal and the load capacitance, as shown in Figure 2. $R_{\rm ISO}$ isolates the amplifier output and feedback network from the capacitive load. The bigger the $R_{\rm ISO}$ resistor value, the more stable $V_{\rm OUT}$ will be. Note that this method results in a loss of gain accuracy because $R_{\rm ISO}$ forms a voltage divider with the $R_{\rm L}$.




Figure 2. Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 3. It provides DC accuracy as well as AC stability. The R_{F} provides the DC accuracy by connecting the inverting signal with the output.

The C_F and $R_{\rm ISO}$ serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

For no-buffer configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier's gain, or (b) by placing a capacitor in

parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.




Figure 3. Indirectly Driving Heavy Capacitive Load with DC Accuracy

OVERLOAD RECOVERY

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, either because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the AD855x family is approximately 35µs.

EMI REJECTION RATIO

Circuit performance is often adversely affected by high frequency EMI. When the signal strength is low and transmission lines are long, an op-amp must accurately amplify the input signals. However, all opamp pins — the non-inverting input, inverting input, positive supply, negative supply, and output pins — are susceptible to EMI signals. These high frequency signals are coupled into an op-amp by various means, such as conduction, near field radiation, or far field radiation. For example, wires and printed circuit board (PCB) traces can act as antennas and pick up high frequency EMI signals.

Amplifiers do not amplify EMI or RF signals due to their relatively low bandwidth. However, due to the nonlinearities of the input devices, op-amps can rectify these out of band signals. When these high frequency signals are rectified, they appear as a dc offset at the output.

The AD855x op-amps have integrated EMI filters at their input stage. A mathematical method of measuring EMIRR is defined as follows:

EMIRR = $20\log(V_{IN-PEAK}/\Delta V_{OS})$

AD8551/ AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Application Notes (continued)

MAXIMIZING PERFORMANCETHROUGH PROPER LAYOUT

To achieve the maximum performance of the extremely high input impedance and low offset voltage of the AD855x op-amps, care is needed in laying out the circuit board. The PCB surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board reduces surface moisture and provides a humidity barrier, reducing parasitic resistance on the board. The use of guard rings around the amplifier inputs further reduces leakage currents. Figure 4 shows proper guard ring configuration and the top view of a surface-mount layout. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. By setting the guard ring voltage equal to the voltage at the non-inverting input, parasitic capacitance is minimized as well. For further reduction of leakage currents, components can be mounted to the PCB using Teflon standoff insulators.




Figure 4. Use a guardring around sensitive pins

Other potential sources of offset error are thermoelectric voltages on the circuit board. This voltage, also called Seebeck voltage, occurs at the junction of two dissimilar metals and is proportional to the temperature of the junction. The most common metallic junctions on a circuit board are solder-to-board trace and solder-to-component lead. If the temperature of the PCB at one end of the component is different from the temperature at the other end, the resulting Seebeck voltages are not equal, resulting in a thermal voltage error.

This thermocouple error can be reduced by using dummy components to match the thermoelectric error source. Placing the dummy component as close as possible to its partner ensures both Seebeck voltages are equal, thus canceling the thermocouple error. Maintaining a constant ambient temperature on the circuit board further reduces this error. The use of a ground plane helps distribute heat throughout the board and reduces EMI noise pickup.

INPUT-TO-OUTPUT COUPLING

To minimize capacitive coupling, the input and output signal traces should not be parallel. This helps reduce unwanted positive feedback.

AD8551/ AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Typical Application Circuits

PRECISION LOW-SIDE CURRENTSHUNTSENSING

Many applications require the sensing of signals near the positive or negative rails. Current shunt sensing is one such application and is mostly used for feedback control systems. It is also used in a variety of other applications, including power metering, battery fuel gauging, and feedback controls in industrial applications. In such applications, it is desirable to use a shunt with very low resistance to minimize series voltage drop. This configuration not only minimizes wasted power, but also allows the measurement of high currents while saving power.

A typical shunt may be $100m\Omega$. At a measured current of 1A, the voltage produced from the shunt is 100mV, and the amplifier error sources are not critical. However, at low measured current in the 1mA range, the $100\mu V$ generated across the shunt demands a very low offset voltage and drift amplifier to maintain absolute accuracy.

The unique attributes of a zero drift amplifier provide a solution. Figure 5 shows a low-side current sensing circuit using the AD8551/AD8552. The AD8551/AD8552 are configured as difference amplifiers with a gain of 1000. Although the AD8551/AD8552 have high CMRR, the CMRR of the system is limited by the extern al resistors. Therefore, the key to high CMRR for the system is resistors that are well matched from both the resistive ratio and relative drift, where $R_1/R_2 = R_3/R_4$. The transfer function is given by:

 $V_{OUT} = V_{SHUNT} \times Gain_{Diff_Amp} = (R_{SHUNT} \times I_{LOAD}) \times (R_2 / R_1) = 100 \times I_{LOAD}$ V_{BUS} I_{LOAD} 10kΩ R_4 100Ω R_3 V_{OUT} 0.1Ω AD8551 V_{SHUNT} RSHUNT 100Ω R_1 V_{DD} 10kΩ

Figure 5. Low-Side Current Sensing Circuit

 R_2

Any unused channel of the AD8551/AD8552 must be configured in unity gain with the input common-mode voltage tied to the midpoint of the power supplies.

BIDIRECTIONAL CURRENT-SENSING

This single-supply, low-side, bidirectional current-sensing solution detects load currents from -1A to +1A. The single-ended output spans from 110mV to 3.19V. This design uses the AD855x because of its low offset voltage and rail-to-rail input and output. One of the amplifiers is configured as a difference amplifier and the other amplifier provides the reference voltage.

Figure 6 shows the solution. This solution has the following requirements:

- Supply voltage: 3.3V
- Input: -1A to +1A
- Output: 1.65V±1.54V (110mV to 3.19V)

There are two types of errors in this design: offset and gain. Gain errors are introduced by the tolerance of the shunt resistor and the ratios of R_4 to R_3 and, similarly, R_2 to R_1 . Offset errors are introduced by the voltage divider (R_5 and R_6) and how closely the ratio of R_4/R_3 matches R_2/R_1 . The latter value affects the CMRR of the difference amplifier, ultimately translating to an offset error.

AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Typical Application Circuits




Figure 6. Bidirectional Current-Sensing Schematic

The load current, I_{LOAD} , flows through the shunt resistor (R_{SHUNT}) to develop the shunt voltage, V_{SHUNT} . The shunt voltage is then amplified by the difference amplifier consisting of U1A and R_1 through R_4 . The gain of the difference amplifier is set by the ratio of R_4 to R_3 . To minimize errors, set R_2 = R_4 and R_1 = R_3 . The reference voltage, V_{REF_1} is supplied by buffering a resistor divider using U1B. The transfer function is given by Equation 1.

 $\mbox{V}_{\mbox{\scriptsize OUT}} = \mbox{V}_{\mbox{\scriptsize SHUNT}} \times \mbox{Gain}_{\mbox{\scriptsize Diff_Amp}} + \mbox{V}_{\mbox{\scriptsize REF}}$ Where

- $V_{SHUNT} = I_{LOAD} \times R_{SHUNT}$
- $Gain_{Diff_Amp} = R_4 / R_3$

$$V_{REF} = V_{DD} \times [R_6 / (R_5 + R_6)]$$
 (1)

There are two types of errors in this design: offset and gain. Gain errors are introduced by the tolerance of the shunt resistor and the ratios of R_4 to R_3 and, similarly, R_2 to R_1 . Offset errors are introduced by the voltage divider (R_5 and R_6) and how closely the ratio of R_4/R_3 matches R_2/R_1 . The latter value affects the CMRR of the difference amplifier, ultimately translating to an offset error.

The value of V_{SHUNT} is the ground potential for the system load because V_{SHUNT} is a low-side measurement. Therefore, a maximum value must be placed on V_{SHUNT} . In this design, the maximum value for V_{SHUNT} is set to 100mV. Equation 2 calculates the maximum value of the shunt resistor given a maximum shunt voltage of 100mV and maximum load current of 1A.

$$R_{SHUNT(MAX)} = V_{SHUNT(MAX)} / I_{LOAD(MAX)} = 100 \text{ m}\Omega$$
 (2)

The tolerance of R_{SHUNT} is directly proportional to cost. For this design, ashunt resistor with a tolerance of 0.5% was selected. If greater accuracy is required, select a 0.1% resistor or better.

The load current is bidirectional; therefore, the shunt voltage range is -100mV to +100mV. This voltage is divided down by R_1 and R_2 before reaching the operational amplifier, U1A. Take care to ensure that the voltage present at the non-inverting node of U1A is within the common-mode range of the device. Therefore, use an operational amplifier, such as the AD8551, that has a common-mode range that extends below the negative supply voltage. Finally, to minimize offset error, note that the AD8551 has a typical offset voltage of merel $y \pm 2\mu V$ ($\pm 8\mu V$ maximum).

Given a symmetric load current of -1A to +1A, the voltage divider resistors (R_5 and R_6) must be equal. To be consistent with the shunt resistor, a tolerance of 0.5% was selected. To minimize power consumption, $10k\Omega$ resistors were used.

AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Typical Application Circuits

To set the gain of the difference amplifier, the common-mode range and output swing of the AD8551 must be considered. Equation 3 and Equation 4 depict the typical common-mode range and maximum output swing ,respectively, of the LTH8551 given a 3.3V supply.

•
$$100 \text{mV} < V_{\text{OUT}} < 3.2 \text{V}$$
 (4)

The gain of the difference amplifier can now be calculated as shown in Equation 5.

Gain_{Diff_Amp} =
$$(V_{OUT_MAX} - V_{OUT_MIN}) / [R_{SHUNT} \times (I_{MAX} - I_{MIN})]$$

= $(3.2V - 100mV) / 100m\Omega \times [1A - (-1A)] = 15.5 V/V$ (5)

The resistor valueselected for R_1 and R_3 was $1k\Omega$. 15.4 $k\Omega$ was selected for R_2 and R_4 because this number is the nearest standard value. Therefore, the ideal gain of the difference amplifier is 15.4V/V.

The gain error of the circuit primarily depends on R_1 through R_4 . As a result of this dependence, 0.1% resistors were selected. This configuration reduces the likelihood that the design requires a two-point calibration. A simple one-point calibration, if desired, removes the offset errors introduced by the 0.5% resistors.




Figure 7. Bidirectional Current-Sensing Circuit Performance: Output Voltagevs. Input Current

HIGH-SIDEVOLTAGE-TO-CURRENT(V-I) CONVERTER

The circuit shown in Figure 8 is a high-side voltage-to-current (V-I) converter. It translates in input voltage of 0V to 2V to and output current of 0mA to 100mA.




Figure 8. Bidirectional Current-Sensing Schematic

AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Typical Application Circuits

The design requirements are as follows:

Supply Voltage: 5V DCInput: 0V to 2V DC

Output: 0mA to 100mA DC

The V-I transfer function of the circuit is based on the relationship between the input voltage, V_{IN} , and the three current sensing resistors, R_{S1} , R_{S2} , and R_{S3} . The relationship between V_{IN} and R_{S1} determines the current that flows through the first stage of the design. The current gain from the first stage to the second stage is based on the relationship between R_{S2} and R_{S3} .

For a successful design, pay close attention to the dc characteristics of the operational amplifier chosen for the application. To meet the performance goals, this application benefits from an operational amplifier with low offset voltage, low temperature drift, and rail-to-rail output. The AD8552 CMOS operational amplifier is a high-precision, typically $2\mu V$ offset, $5nV/^{\circ}C$ drift amplifier optimized for low-voltage, single-supply operation with an output swing to within 15mV (at R_L = $10k\Omega$) of the positive rail. The AD8552 family uses choppin g techniques to provide low initial offset voltage and near-zero drift over time and temperature. Low offset voltage and low drift reduce the offset error in the system, making these devices appropriate for precise dc control. The rail-to-rail output stage of the AD8552 ensures that the output swing of the operational amplifier is able to fully control the gate of the MOSFET devices within the supply rails.

Figure 9 shows the measured transfer function for this circuit. The low offset voltage and offset drift of the AD8552 facilitate excellent dc accuracy for the circuit.




Figure 9. Measured Transfer Function for High-Side V-I Converter

SINGLE-SUPPLYINSTRUMENTATIONAMPLIFIER

The extremely low offset voltage and drift, high open-loop gain, high common-mode rejection, and high power supply rejection of the AD8551/AD8552 make them excellent op-amp choices as discrete, single-supply instrumentation amplifiers.

Figure 10 shows the classic 3-op-amp instrumentation amplifier using the AD8551/AD8552. The key to high CMRR for the instrumentation amplifier are resistors that are well matched for both the resistive ratio and relative drift. For true difference amplification, matching of the resistor ratio is very important, where:

• $R_5/R_2 = R_6/R_4$

• $R_{G1} = R_{G2}$, $R_1 = R_3$, $R_2 = R_4$, $R_5 = R_6$

• V_{OUT} = $(V_{IN1} - V_{IN2}) \times (1 + R_1 / R_{G1}) \times (R_5 / R_2)$

The resistors are important in determining the performance over manufacturing tolerances, time, and temperature. Assuming a perfect unity-gain difference amplifier with infinite common-mode rejection, a 1% tolerance resistor matching results in only 34dB of common-mode rejection. Therefore, at least 0.01% or better resistors are recommended.

To build a discrete instrumentation amplifier with external resistors without compromising on noise, pay close attention to the resistor values chosen. $R_{\rm G1}$ and $R_{\rm G2}$ each have thermal noise that is amplified by the total noise gain of the instrumentation amplifier and, therefore, a sufficiently low value must be chosen to reduce thermal noise contribution at the output while still providing an accurate measurement.

AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Typical Application Circuits




Figure 10. Discrete 3-Op-amp Instrumentation Amplifier

Figure 11 shows the external resistors noise contribution referred to the output.

Resistor	Value	Resistor Thermal Noise	Thermal Noise Referred to Output
R _{G1}	0.4 kΩ	2.57 nV/√ Hz	128.30 nV/√ Hz
R_{G2}	0.4 kΩ	2.57 nV/√ Hz	128.30 nV/√ Hz
R_1	10 kΩ	12.83 nV/√ Hz	25.66 nV/√Hz
R ₂	10 kΩ	12.83 nV/√ Hz	25.66 nV/√Hz
R ₃	10 kΩ	12.83 nV/√ Hz	25.66 nV/√Hz
R ₄	10 kΩ	12.83 nV/√ Hz	25.66 nV/√Hz
R ₅	20 kΩ	18.14 nV/√ Hz	18.14 nV/√ Hz
R ₆	20 kΩ	18.14 nV/√ Hz	18.14 nV/√ Hz

Figure 11. Thermal Noise Contribution Example

Note that A1 and A2 have a high gain of $1 + R_1/R_{G1}$. Therefore, use a high precision, low offset voltage and low noise amplifier for A1 and A2, such as the AD8551/AD8552. Conversely, A3 operates at a much lower gain and has a different set of op-amp requirements. Its input noise, referred to the overall instrumentation amplifier input, is divided by the first stage gain and is not as important. Note that the input offset voltage and the input voltage noise of the amplifiers are also amplified by the overall noise gain.

Any unused channel of the AD8551/AD8552 must be configured in unity gain with the input common-mode voltage tied to the midpoint of the power supplies.

Understanding how noise impacts a discrete instrumentation amplifier or a difference amplifier (the second stage of a 3-op-amp instrumentation amplifier) is important, because they are commonly used in many different applications.

LOAD CELL(STRAIN GAGE) SENSOR SIGNAL CONDITIONING

The AD8552, with its ultralow offset, drift, and noise, is well suited to signal condition a low level sensor output with high gain and accuracy. A weigh scale (load cell) is an example of an application with such requirements. Figure 12 shows a configuration for a single-supply, precision, weigh scale measurement system. The AD8552 is used at the front end for amplification of the low level signal from the load cell.

Current flowing through a PCB trace produces an IR voltage drop; with longer traces, this voltage drop can be several millivolts or more, introducing a considerable error. A 1 inch long, 0.005 inch wide trace of 1 oz copper has a resistance of approximately $100 \text{m}\Omega$ at room temperature. With a load current of 10 mA, the resistance can introduce a 1 mV error.

AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Typical Application Circuits

Therefore, a 6-wire load cell is used in the circuit. The load cell has two sense pins, in addition to excitation, ground, and two output connections. The sense pins are connected to the high side (excitation pin) and low side (ground pin) of the Wheatstone bridge. The voltage across the bridge can then be accurately measured regardless of voltage drop due to wire resistance. The two sense pins are also connected to the analog-to-digital converter (ADC) reference inputs for a ratio-metric configuration that is immune to low frequency changes in the power supply excitation voltage.

The AD8552 is configured as the first stage of a 3-op-amp instrumentation amplifier to amplify the low level amplitude signal from the load cell by a factor of 1 + $2R_1/R_G$. Capacitors C_1 and C_2 are placed in the feedback loops of the amplifiers and interact with R_1 and R_2 to perform low-pass filtering. This filtering limits the amount of noise entering the Σ - Δ ADC. In addition, C_3 , C_4 , C_5 , R_3 and R_4 provide further common-mode and differential mode filtering to reduce noise and unwanted signals.





Figure 12. Precision Weigh Scale Measurement System


Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIETATION IN TAPE



Pocket Quadrants

* All dimensions are nominal

Device	Package Type	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
AD8551XT5/R6	S0T23	5	3 000	178	9.0	3.3	3.2	1.5	4.0	8.0	Q3




AD8551/AD8552


Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Package Outlines

DIMENSIONS, SOT23-5L



RECOMMENDED SOLDERING FOOTPRINT, SOT23-5L






AD8551/AD8552

Zero-Drift, Micro-Power 1.5MHz, RRIO Operational

Package Outlines (continued)

DIMENSIONS, SOIC-8L



RECOMMENDED SOLDERING FOOTPRINT, SOIC-8L

