

50-V 8-Ch Low-side Driver Array with Shift Register Interface

Features

- 8-channel 50-V Low-side Driver Array
- 500-mA Rated Drain Current (Per Channel)
- Very Low Output Leakage < 10 nA Per Channel
- Power Efficient with Low R_{DS-on}
- Extended Temperature Range: $T_A = -40^{\circ}\text{C}$ to 125°C
- High-voltage Outputs: 50 V
- Compatible with 1.8-V to 5.0-V Logic Interface
- Integrated Free-wheeling Diodes for Inductive Load
- Improved Noise Immunity with Integrated RC Filter
- ESD Protection Exceeds JESD 22 – 2.5-kV HBM, 2-kV CDM
- Available in TSSOP16 Package

Description

The TPM0596 is a high-voltage, high-current NMOS transistor array with a shift register interface. This device consists of eight channels of low-side NMOS transistors with high-voltage outputs and a free-wheeling diode for inductive loads.

The maximum drain-current rating of a single NMOS channel is 500 mA. The device supports a wide I/O voltage range from 1.8 V to 5 V. The transistors can be paralleled for higher current capability.

The TPM0596 can replace traditional bipolar Darlington arrays with better thermal efficiency and reliability and saves I/Os.

Applications

- Inductive Loads
 - Relays
 - Unipolar Stepper & Brushed DC Motors
 - Solenoids & Valves
- LED Indicators
- Logic Level Shifting
- Gate & IGBT Drive

Typical Application Circuit




Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	6
Absolute Maximum Ratings ⁽¹⁾	6
ESD, Electrostatic Discharge Protection.....	6
Recommended Operating Conditions.....	6
Thermal Information.....	6
Electrical Characteristics.....	7
Typical Performance Characteristics.....	8
Detailed Description	10
Overview.....	10
Functional Block Diagram.....	10
Feature Description.....	11
Tape and Reel Information	12
Package Outline Dimensions	13
TSSOP16.....	13
QFN3X3-16.....	14
Order Information	15
IMPORTANT NOTICE AND DISCLAIMER	16

50-V 8-Ch Low-side Driver Array with Shift Register Interface

Product Family Table


Orderable Part Number	Package
TPM0596-TS3R	TSSOP16
TPM0596C-TS3R	TSSOP16
TPM0596C-QFNR	QFN3X3-16

Revision History

Date	Revision	Notes
2020-12-15	Rev A.0	Initial version
2022-03-10	Rev A.1	Updated transport media, quantity
2022-03-10	Rev A.2	Correction on interface description
2024-08-30	Rev A.3	Updated the datasheet format Added the TPM0596C part number and the QFN package

Pin Configuration and Functions

TPM0596
TSSOP16
Top View



TPM0596
QFN3X3-16
Top View




Table 1. Pin Functions: TSSOP16

Pin No.	Name	I/O	Description
3	$\overline{\text{CLR}}$	Input	Shift register clear, active-low
6	$\overline{\text{G}}$	Input	Output gating, active-low
1	GND	Ground	Device ground
16	DRAIN0	Output	Low-side driver output
15	DRAIN1	Output	Low-side driver output
14	DRAIN2	Output	Low-side driver output
13	DRAIN3	Output	Low-side driver output
12	DRAIN4	Output	Low-side driver output
11	DRAIN5	Output	Low-side driver output
10	DRAIN6	Output	Low-side driver output
9	DRAIN7	Output	Low-side driver output
4	RCK	Input	Register clock
5	SER IN	Input	Serial data input
7	SER OUT	Output	Serial data output
2	SRCK	Input	Shift register clock
8	SUPPLY	Power	Device supply voltage, should be tied above 3.3 V.

50-V 8-Ch Low-side Driver Array with Shift Register Interface**Table 2. Pin Functions: QFN3X3-16**

Pin No	Name	I/O	Description
1	$\overline{\text{CLR}}$	Input	Shift register clear, active-low
4	$\overline{\text{G}}$	Input	Output gating, active-low
15	GND	Ground	Device ground
14	DRAIN0	Output	Low-side driver output
13	DRAIN1	Output	Low-side driver output
12	DRAIN2	Output	Low-side driver output
11	DRAIN3	Output	Low-side driver output
10	DRAIN4	Output	Low-side driver output
9	DRAIN5	Output	Low-side driver output
8	DRAIN6	Output	Low-side driver output
6	DRAIN7	Output	Low-side driver output
2	RCK	Input	Register clock
3	SER IN	Input	Serial data input
5	SER OUT	Output	Serial data output
16	SRCK	Input	Shift register clock
7	SUPPLY	Power	Device supply voltage, should be tied above 3.3 V.
Thermal Pad	Thermal Pad	GND	Connect Thermal Pad to GND for better thermal dissipation

50-V 8-Ch Low-side Driver Array with Shift Register Interface

Specifications

Absolute Maximum Ratings ⁽¹⁾

Parameter		Min	Max	Unit
V _{CC}	Power Supply Voltage	-0.3	52	V
V _{OUTx}	Output Voltage Range DRAIN0 – DRAIN7	-0.3	55	V
V _{IN}	Input Voltage Range SER IN, RCK, SRCK, $\overline{\text{CLR}}$, $\overline{\text{G}}$	-0.3	30	V
I _{OUTx}	Continuous Output Channel Current DRAIN0 – DRAIN7		500	mA
I _{GND}	Continuous Ground Current GND-pin		2	A
T _J	Operating Junction Temperature Range	-40	150	°C
T _{STG}	Storage Temperature Range	-65	150	°C
T _L	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 300 mV beyond the power supply, the input current should be limited to less than 10 mA.

(3) Power dissipation and thermal limits must be observed.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Value	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2.5	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±2	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter		Min	Max	Unit
V _{CC}	Power Supply Voltage	4.5	50	V
	Output Voltage Range DRAIN0 – DRAIN7	0	50	V
	Logic Low Voltage		0.9	V
	Logic High Voltage		1.5	V
	Continuous output current DRAIN0 – DRAIN7		500	mA
T _A	Operating Ambient Temperature Range	-40	125	°C

Thermal Information

Package Type	θ _{JA}	θ _{Jc}	Unit
TSSOP16	114.5	50.5	°C/W

50-V 8-Ch Low-side Driver Array with Shift Register Interface

Electrical Characteristics

All test conditions: $V_{COM} = 12\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C} - 125\text{ }^{\circ}\text{C}$, unless otherwise noted.

Parameter		Conditions	Min	Typ	Max	Unit
V_{UVLO}	COM Under-voltage Lock-Out Threshold	Outputs off;	2.8	3.4	4.2	V
$R_{DS(on)}$	DRAIN0-DRAIN7 Output Drain-Source On-State Resistance	$I_{OUTx} = 50\text{ mA}$, $V_{SUPPLY} = 4.5\text{ V}$ $T_J = -40\text{ }^{\circ}\text{C} - 125\text{ }^{\circ}\text{C}$		3	5.8	Ω
		$I_{OUTx} = 100\text{ mA}$, $V_{SUPPLY} = 4.5\text{ V}$ $T_J = -40\text{ }^{\circ}\text{C} - 125\text{ }^{\circ}\text{C}$		3	5.9	
I_{DS-OFF}	Off-state Output Leakage Current	Outputs off; $V_{DRAINx} = 12\text{ V}$		10	500	nA
V_{OH}	High-level Output Voltage, SER OUT	$I_{OH} = -20\text{ }\mu\text{A}$	4.4	5.5	6.6	V
		$I_{OH} = -4\text{ mA}$	4.15	5.1	6.0	V
V_{OL}	Low-level Output Voltage, SER OUT	$I_{OL} = 20\text{ }\mu\text{A}$		0.005	0.01	V
		$I_{OL} = 4\text{ mA}$		0.3	0.5	V
V_{FWD}	Clamp Forward Voltage	$I_F = 100\text{ mA}$		325		mV
$I_{IN(ON)}$	High-Level Input Current	$V_I = 5\text{ V}$			20	μA
$I_{IN(OFF)}$	Low-Level Input Current	$V_I = 0\text{ V}$			-1	μA
I_{COM}	Quiescent Supply Current	Outputs off; $V_{DRAINx} = 12\text{ V}$		55	500	μA
I_{COM}	Active Supply Current	Outputs on; $V_{DRAINx} = 0\text{ V}$		122	500	μA
t_{pLH}	Propagation Delay Time, LOW to HIGH, from $\overline{G}$ to DRAINx	$V_{pull-up} = 12\text{ V}$; $R_{pull-up} = 48\Omega$		350		ns
t_{pHL}	Propagation Delay Time, HIGH to LOW, from $\overline{G}$ to DRAINx	$V_{pull-up} = 12\text{ V}$; $R_{pull-up} = 48\Omega$		350		ns
T_{OTP}	Thermal Shutdown Threshold	Outputs off;	150	165		$^{\circ}\text{C}$

Typical Performance Characteristics





Figure 1. Output Current Capability vs. Ambient Temperature



T = 85 °C

Figure 2. Output Current Capability vs. Duty Cycle




Figure 3. Input Current vs. Input Voltage




Figure 4. Output Voltage vs. Output Current

50-V 8-Ch Low-side Driver Array with Shift Register Interface




Figure 5. Output Diode Forward Voltage Drop vs. Diode Current




Figure 6. Input Threshold vs. Temperature





Figure 7. UVLO Threshold vs Temperature



$f_{SCLK} = 10 \text{ MHz}$

Figure 8. Serial Interface Communication

Detailed Description

Overview

The TPM0596 is a high-voltage, high-current NMOS transistor array with a shift register interface. This device consists of eight channels of low-side NMOS transistors with high-voltage outputs and a free-wheeling diode for inductive loads.

The maximum drain-current rating of a single NMOS channel is 500 mA. The device supports a wide I/O voltage range from 1.8 V to 5 V. The transistors can be paralleled for higher current capability.

The TPM0596 can replace traditional bipolar Darlington arrays with better thermal efficiency and reliability and saves I/Os.

Functional Block Diagram




Figure 9. Functional Block Diagram

Device Thermal Capability

DRAIN0 to DRAIN7 drives loads with 100- Ω resistance and 1.36-mH inductance with 10-kHz frequency and 50% duty cycle. The top temperature of the package is measured as 58.9 °C.

50-V 8-Ch Low-side Driver Array with Shift Register Interface

Feature Description

The TPM0596 is an 8-ch low-side driver array. It consists of 8 channels of high-voltage low-side MOSFET. Its outputs can drive inductive loads up to 500 mA per channel with a wide temperature range. Its outputs can drive inductive loads, such as solenoids, relays, motors, and lamps up to 500 mA per channel with a wide temperature range. Multiple channels can be paralleled to increase driving capabilities or reduce thermal dissipation.


The TPM0596 is an 8-ch low-side driver array. It consists of 8 channels of high-voltage low-side MOSFET. Its outputs can drive inductive loads up to 500 mA per channel with a wide temperature range. Its outputs can drive inductive loads, such as solenoids, relays, motors, and lamps up to 500 mA per channel with a wide temperature range. Multiple channels can be paralleled to increase driving capabilities or reduce thermal dissipation.

The device uses a serial shift register to control outputs. The shift register interface helps the system to save I/Os by using a minimal 3 pins only. The input pins support a wide range of voltage ratings from 1.8-V logic, and TTL logic up to 30-V voltage rail. With the integrated noise filter, the inputs improve system robustness in support robust industrial environment. The CMOS input gates can support modern microcontrollers without the need for current sourcing capabilities on microcontroller GPIOs.


The minimal I/Os are SRCK, RCK, and SER IN. SER OUT is optional to read back the shift register values to improve system robustness. SER OUT needs an external pull-up resistor, 3PEAK recommends a 10-k Ω pull-up resistor. $\bar{G}$ is the output gating control input, setting $\bar{G}$ to low enables all outputs. $\overline{CLR}$ is the chip-level clear input. Setting $\overline{CLR}$ to low can clear the internal shift registers.

Integrated over-temperature protection and under-voltage lockout protection provide advanced robustness to the system compared to the older generation of Darlington arrays. The low on-resistance of output ensures lower power dissipated on the device. The low on-resistance increases driving efficiency and reduces device temperature, thus improving the system robustness.

The device also supports a wide ambient temperature range (-40°C to 125°C)



Tape and Reel Information





Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPM0596-TS3R	TSSOP16	330	17.6	6.8	5.5	1.3	8	12	Q1
TPM0596C-TS3R	TSSOP16	330	17.6	6.8	5.5	1.3	8	12	Q1
TPM0596C-QFN3R	QFN3X3-16	330	17.6	3.3	3.3	1.1	8	12	Q2

50-V 8-Ch Low-side Driver Array with Shift Register Interface

Package Outline Dimensions

TSSOP16



QFN3X3-16
Package Outline Dimensions
QFN(QFN3X3-16-B)

NOTES

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.
3. The many types of E-pad Pin1 signs may appear in the product.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
b	0.180	0.300	0.007	0.012
c	0.203 REF		0.008 REF	
D	2.900	3.100	0.114	0.122
D2	1.600	1.800	0.063	0.071
E	2.900	3.100	0.114	0.122
E2	1.600	1.800	0.063	0.071
e	0.500 BSC		0.020 BSC	
L	0.250	0.500	0.010	0.020

50-V 8-Ch Low-side Driver Array with Shift Register Interface**Order Information**

Order Number	Operating Ambient Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPM0596-TS3R	-40 °C – 125 °C ⁽¹⁾	TSSOP16	M0596	MSL3	Tape & Reel, 3000	Green
TPM0596C-TS3R	-40 °C – 125 °C ⁽¹⁾	TSSOP16	0596C	MSL3	Tape & Reel, 3000	Green
TPM0596C-QFNR ⁽²⁾	-40 °C – 125 °C ⁽¹⁾	QFN3X3-16	0596C	MSL3	Tape & Reel, 4000	Green

(1) Ambient temperature indicates device operation condition range. Application thermal behavior needs to be taken care of when operating in high-temperature scenarios

(2) Contact 3PEAK representatives for more information.

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

IMPORTANT NOTICE AND DISCLAIMER

Copyright© 3PEAK 2012-2025. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.