


Features

- Dual N-Channel, 5V Logic Level Control
- Enhancement mode
- Low on-resistance $R_{DS(on)}$ @ $V_{GS}=4.5\text{ V}$
- Fast Switching
- 100% Avalanche Tested
- Pb-free lead plating; RoHS compliant

V_{DS}	30	V
$R_{DS(on),TYP}@ V_{GS}=10\text{ V}$	15	mΩ
$R_{DS(on),TYP}@ V_{GS}=4.5\text{ V}$	24	mΩ
I_D	24	A

PDFN3333


Part ID	Package Type	Marking	Packing
VS3640DE	PDFN3333	3640DE	5000pcs/Reel

Maximum ratings, at $T_J=25\text{ °C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage		30	V
I_S	Diode continuous forward current	$T_C=25\text{ °C}$	24	A
I_D	Continuous drain current @ $V_{GS}=10\text{ V}$	$T_C=25\text{ °C}$	24	A
		$T_C=100\text{ °C}$	16	A
I_{DM}	Pulse drain current tested ①	$T_C=25\text{ °C}$	96	A
EAS	Avalanche energy, single pulsed ②		15	mJ
P_D	Maximum power dissipation	$T_C=25\text{ °C}$	14	W
V_{GS}	Gate-Source voltage		±20	V
T_{STG}	Storage temperature range		-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	9	°C/W
$R_{\theta JA}$	Thermal Resistance-Junction to Ambient	45	°C/W

Typical Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(Tc=25°C)	V _{DS} =30V,V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(Tc=125°C)	V _{DS} =30V,V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =250μA	1.3	1.9	2.4	V
R _{DS(ON)}	Drain-Source On-State Resistance ③	V _{GS} =10V, I _D =10A	--	15	19	mΩ
R _{DS(ON)}	Drain-Source On-State Resistance ③	V _{GS} =4.5V, I _D =8A	--	24	30	mΩ
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =15V,V _{GS} =0V, f=1MHz	360	460	560	pF
C _{oss}	Output Capacitance		--	75	130	pF
C _{rss}	Reverse Transfer Capacitance		--	55	110	pF
R _g	Gate Resistance	f=1MHz	--	5.6	--	Ω
Q _g	Total Gate Charge	V _{DS} =15V,I _D =10A, V _{GS} =10V	--	11.3	--	nC
Q _{gs}	Gate-Source Charge		--	3	--	nC
Q _{gd}	Gate-Drain Charge		--	4.3	--	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =15V, I _D =10A, R _G =3Ω, V _{GS} =10V	--	7	--	ns
t _r	Turn-on Rise Time		--	10	--	ns
t _{d(off)}	Turn-Off Delay Time		--	22	--	ns
t _f	Turn-Off Fall Time		--	7	--	ns
Source- Drain Diode Characteristics@ T _J = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =10A,V _{GS} =0V	--	0.9	1.2	V
t _{rr}	Reverse Recovery Time	T _J =25°C,I _{sd} =10A, V _{GS} =0V	--	9.5	--	ns
Q _{rr}	Reverse Recovery Charge	di/dt=500A/μs	--	11.8	--	nC

NOTE:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax}, starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 6A, V_{GS} = 10V. Part not recommended for use above this value
- ③ Pulse width ≤ 300μs; duty cycles ≤ 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Threshold Voltage Vs. Temperature




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. Temperature




Fig5. Typical Source-Drain Diode Forward Voltage










Fig6. Maximum Safe Operating Area

Typical Characteristics


Fig7. Typical Capacitance Vs. Drain-Source Voltage

Fig8. Typical Gate Charge Vs. Gate-Source Voltage

Fig9. T1, Transient Thermal Response Curve

Fig10. Unclamped Inductive Test Circuit and waveforms

Fig11. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs)

2nd line: Part Number (3640DE)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

Dual PDFN3333 Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	--	0.13	--
K	0.30	--	--
θ	--	10°	12°
M	*	*	0.15
* Not Specified			

Notes:

1. Refer to JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com