



Features

- Enhancement mode
- 100% Avalanche tested, 100% Rg tested
- Optimized Qg, Qgd, and Qgd/Qgs ratio to minimize switching losses

V_{DS}	-100	V
$R_{DS(on),TYP@ V_{GS}=-10V}$	56	mΩ
$R_{DS(on),TYP@ V_{GS}=-4.5V}$	61	mΩ
$I_D(\text{Silicon limited})$	-27	A


TDFN3333


Part ID	Package Type	Marking	Packing
VS1505AB	TDFN3333	1505AB	5000PCS/Reel



Maximum ratings, at $T_A=25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage		-100	V
V_{GS}	Gate-source voltage		± 20	V
I_S	Diode continuous forward current (Silicon limited)	$T_C = 25^\circ\text{C}$	-27	A
I_D	Continuous drain current @ $V_{GS}=-10V$ (Silicon limited)	$T_C = 25^\circ\text{C}$	-27	A
I_D	Continuous drain current @ $V_{GS}=-10V$ (Silicon limited)	$T_C = 100^\circ\text{C}$	-17	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	-100	A
I_{DSM}	Continuous drain current @ $V_{GS}=-10V$	$T_A = 25^\circ\text{C}$	-4.1	A
		$T_A = 70^\circ\text{C}$	-3.3	A
EAS	Maximum avalanche energy, single pulsed ②		121	mJ
PD	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	96	W
		$T_C = 100^\circ\text{C}$	38	W
PDSM	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	2.3	W
		$T_A = 70^\circ\text{C}$	1.5	W
T_J, T_{STG}	Operating junction and storage temperature range		-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal resistance, junction-to-case ⑤	1.1	1.3	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal resistance, junction-to-ambient ⑥	46	55	$^\circ\text{C/W}$







Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
V(BR)DSS	Drain-source breakdown voltage	V _{GS} =0V, I _D =-250μA	-100	--	--	V
I _{DSS}	Zero gate voltage drain current	V _{DS} =-100V,V _{GS} =0V	--	--	-1	μA
	Zero gate voltage drain current(T _J =125°C)⑦	V _{DS} =-100V,V _{GS} =0V	--	--	-100	μA
I _{GSS}	Gate-body leakage current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} =V _{GS} ,I _D =-250μA	-1.2	-1.7	-2.3	V
R _{DS(on)}	Drain-Source on-state resistance ⑧	V _{GS} =-10V, I _D =-20A	--	56	70	mΩ
		(T _J =100°C)⑦	--	85	--	mΩ
R _{DS(on)}	Drain-Source on-state resistance ⑧	V _{GS} =-4.5V, I _D =-15A	--	61	76	mΩ
G _{FS}	Forward transconductance	V _{DS} =-5V, I _D =-20A	--	30	--	S
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
C _{iss}	Input capacitance ⑦	V _{DS} =-50V,V _{GS} =0V, f=100KHz	--	3860	--	pF
C _{oss}	Output capacitance ⑦		--	140	--	pF
C _{rss}	Reverse transfer capacitance ⑦		--	80	--	pF
R _g	Gate resistance	f=1MHz	--	17	--	Ω
Q _g (-10V)	Total gate charge ⑦	V _{DS} =-50V,I _D =-20A, V _{GS} =-10V	--	60	--	nC
Q _g (-4.5V)	Total gate charge ⑦		--	28	--	nC
Q _{gs}	Gate-source charge ⑦		--	12	--	nC
Q _{gd}	Gate-drain charge ⑦		--	8	--	nC
Switching Characteristics ⑦						
T _{d(on)}	Turn-on delay time	V _{DD} =-50V, I _D =-20A, R _G =2.7Ω, V _{GS} =-10V	--	6.6	--	ns
T _r	Turn-on rise time		--	24	--	ns
T _{d(off)}	Turn-off delay time		--	199	--	ns
T _f	Turn-off fall time		--	95	--	ns
Source- Drain Diode Characteristics@ T _J = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =-20A,V _{GS} =0V	--	-0.88	-1	V
T _{rr}	Reverse recovery time ⑦	V _{DD} =-50V I _{sd} =-20A, V _{GS} =0V	--	25	--	ns
Q _{rr}	Reverse recovery charge ⑦	di/dt=-100A/μs	--	30	--	nC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② This maximum value is based on starting T_j = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = -22A, V_{GS} = -10V; 100% FT tested at L = 0.1mH, I_{AS} = -30A.
- ③ The power dissipation Pd is based on T_j(max), using junction-to-case thermal resistance RθJC.
- ④ The power dissipation Pdsm is based on T_j(max), using junction-to-ambient thermal resistance RθJA.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.

Typical Characteristics


Fig1. Typical output characteristics

Fig2. Typical $V_{GS(TH)}$ gate -source voltage Vs T_j

Fig3. Typical transfer characteristics

Fig4. Typical normalized on-resistance Vs. T_j

Fig5. Typical on resistance Vs gate -source voltage

Fig6. Typical on resistance Vs drain current

Typical Characteristics




Fig7. Typical source-drain diode forward voltage




Fig8. Maximum safe operating area




Fig9. Typical capacitance Vs drain-source voltage




Fig10. Typical gate charge Vs gate-source voltage




Fig11. Power dissipation Vs. case temperature










Fig12. Maximum drain current Vs. case temperature

Typical Characteristics


Fig13. Typical $V(BR)DSS$ Vs T_j

Fig14. Maximum avalanche energy vs temperature ($^{\circ}C$)

Fig15 . Normalized maximum transient thermal impedance

Fig16. Unclamped Inductive Test Circuit and waveforms

Fig17. Switching Time Test Circuit and waveforms

Marking Information

1st line: Vergiga Code (Vs)

2nd line: Part Number (1505AB)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TDFN3333 Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
A1	0.00	--	0.05
b	0.24	0.30	0.35
c	0.15	0.20	0.25
D	3.20	3.30	3.40
D1	2.15	2.25	2.35
E	3.20	3.30	3.40
E1	2.13	2.23	2.33
E2	0.25	0.35	0.45
e	0.65 BSC		
L	0.30	0.40	0.50