



PJMG100N40DN

N-Channel Enhancement Mode Power MOSFET

Product Summary

- $V_{DS} = 40V, I_D = 95A$
- $R_{DS(on)} < 3.9m\Omega @ V_{GS} = 10V$
- $R_{DS(on)} < 5m\Omega @ V_{GS} = 4.5V$


Features

- Advanced Split Gate Trench Technology
- 100% Avalanche Tested
- RoHS Compliant
- Halogen and Antimony Free
- Moisture Sensitivity Level 3


Application

- Switching application
- Li-battery protection
- Uninterruptible Power supply

Marking Code




PDFN5x6-8L



Pin	Description
1,2,3	Source
4	Gate
5,6,7,8	Drain

Schematic Diagram




Absolute Maximum Ratings

Ratings at 25°C case temperature unless otherwise specified.

Parameter		Symbol	Value	Unit
Drain-Source Voltage		V_{DS}	40	V
Gate-Source Voltage		V_{GS}	± 20	V
Drain Current-Continuous	$T_C = 25^\circ C$	I_D	95	A
	$T_C = 100^\circ C$		57	
Drain Current-Pulsed ^{Note1}		I_{DM}	380	A
Single Pulse Avalanche Energy ^{Note2}		E_{AS}	100	mJ
Maximum Power Dissipation		P_D	59.5	W
Storage Temperature Range		T_J, T_{STG}	-55 to +150	°C

Thermal Characteristics

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.1	°C/W
--------------------------------------	-----------------	-----	------



PJMG100N40DN

N-Channel Enhancement Mode Power MOSFET

Electrical Characteristics

(T_J=25°C unless otherwise specified)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static Characteristics						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250μA	40	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V, V _{GS} =0V	--	--	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
Gate Threshold Voltage ^{Note3}	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1	1.5	2	V
Drain-Source On-Resistance ^{Note3}	R _{DS(on)}	V _{GS} =10V, I _D =30A	--	3	3.9	mΩ
		V _{GS} =4.5V, I _D =15A	--	3.9	5	mΩ
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{DS} =20V, V _{GS} =0V, f=1MHz	--	1815	--	pF
Output Capacitance	C _{oss}		--	523	--	pF
Reverse Transfer Capacitance	C _{rss}		--	39	--	pF
Total Gate Charge	Q _g	V _{DS} =20V, I _D =20A, V _{GS} =10V	--	24	--	nC
Gate-Source Charge	Q _{gs}		--	3.5	--	nC
Gate-Drain Charge	Q _{gd}		--	4.5	--	nC
Switching Characteristics						
Turn-on Delay Time	t _{d(on)}	V _{DD} =20V, I _D =20A, V _{GS} =10V, R _{GEN} =6Ω	--	5	--	nS
Turn-on Rise Time	t _r		--	9	--	nS
Turn-off Delay Time	t _{d(off)}		--	23	--	nS
Turn-off Fall Time	t _f		--	15.2	--	nS
Source-Drain Diode Characteristics						
Diode Forward Voltage ^{Note3}	V _{SD}	V _{GS} =0V, I _S =30A	--	--	1.2	V
Diode Forward Current	I _S		--	--	95	A
Body Diode Reverse Recovery Time	t _{rr}	I _F =30A, di/dt=100A/us	--	55	--	ns
Body Diode Reverse Recovery Charge	Q _{rr}		--	47	--	nC

Note:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. E_{AS} condition: T_J=25°C, V_{DD}=20V, V_G=10V, R_G=25Ω, L=0.5mH, I_{AS}=20A.
3. Pulse Test: Pulse Width≤300μs, Duty Cycle≤2%.

Test Circuit

N-MOS





Figure 1: Gate Charge Test Circuit & Waveform





Figure 2: Resistive Switching Test Circuit & Waveform





Figure 3: Unclamped Inductive Switching Test Circuit & Waveform





Figure 4: Diode Recovery Test Circuit & Waveform




PJMG100N40DN

N-Channel Enhancement Mode Power MOSFET


Package Outline

PDFN5x6-8L


Dimensions in mm




TOP VIEW



RIGHT VIEW



BOTTOM VIEW



SIDE VIEW