


Features


- Enhancement mode
- 100% Avalanche tested, 100% Rg tested

V_{DS}	-30	V
$R_{DS(on),TYP@ V_{GS}=-10 V}$	9	mΩ
$R_{DS(on),TYP@ V_{GS}=-4.5 V}$	13	mΩ
I_D (Wire bond limited)	-42	A

PDFN5x6



Part ID	Package Type	Marking	Packing
VS3508AP-K	PDFN5x6	3508AP	3000pcs/Reel



Maximum ratings, at $T_A=25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage		-30	V
V_{GS}	Gate-source voltage		± 25	V
I_S	Diode continuous forward current (Wire bond limited)	$T_C = 25^\circ\text{C}$	-42	A
I_D	Continuous drain current @ $V_{GS}=-10\text{V}$ (Wire bond limited)	$T_C = 25^\circ\text{C}$	-42	A
I_D	Continuous drain current @ $V_{GS}=-10\text{V}$ (Wire bond limited)	$T_C = 100^\circ\text{C}$	-42	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	-260	A
I_{DSM}	Continuous drain current @ $V_{GS}=-10\text{V}$	$T_A = 25^\circ\text{C}$	-12	A
		$T_A = 70^\circ\text{C}$	-10	A
E_{AS}	Maximum avalanche energy, single pulsed ②		81	mJ
P_D	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	78	W
		$T_C = 100^\circ\text{C}$	31	W
P_{DSM}	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	2.6	W
		$T_A = 70^\circ\text{C}$	1.7	W
T_J, T_{STG}	Operating junction and storage temperature range		-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal resistance, junction-to-case ⑤	1.3	1.6	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal resistance, junction-to-ambient ⑥	40	48	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
V(BR)DSS	Drain-source breakdown voltage	V _{GS} =0V, I _D =-250μA	-30	--	--	V
I _{DSS}	Zero gate voltage drain current	V _{DS} =-30V,V _{GS} =0V	--	--	-1	μA
	Zero gate voltage drain current(T _J =125°C)⑦	V _{DS} =-30V,V _{GS} =0V	--	--	-100	μA
I _{GSS}	Gate-body leakage current	V _{GS} =±25V,V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} =V _{GS} ,I _D =-250μA	-1.3	-1.8	-2.4	V
R _{DS(on)}	Drain-Source on-state resistance ⑧	V _{GS} =-10V, I _D =-20A	--	9	11	mΩ
		(T _J =100°C)⑦	--	12	--	mΩ
R _{DS(on)}	Drain-Source on-state resistance ⑧	V _{GS} =-4.5V, I _D =-15A	--	13	16	mΩ
G _{FS}	Forward transconductance	V _{DS} =-5V, I _D =-20A	--	27	--	S
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
C _{iss}	Input capacitance ⑦	V _{DS} =-15V,V _{GS} =0V, f=1MHz	--	2470	--	pF
C _{oss}	Output capacitance ⑦		--	280	--	pF
C _{rss}	Reverse transfer capacitance ⑦		--	230	--	pF
R _g	Gate resistance	f=1MHz	--	2.5	--	Ω
Q _g (-10V)	Total gate charge ⑦	V _{DS} =-15V,I _D =-20A, V _{GS} =-10V	--	41	--	nC
Q _g (-4.5V)	Total gate charge ⑦		--	20	--	nC
Q _{gs}	Gate-source charge ⑦		--	7.4	--	nC
Q _{gd}	Gate-drain charge ⑦		--	8.4	--	nC
Switching Characteristics ⑦						
T _{d(on)}	Turn-on delay time	V _{DD} =-15V, I _D =-20A, R _G =2.7Ω, V _{GS} =-10V	--	8.9	--	ns
T _r	Turn-on rise time		--	57	--	ns
T _{d(off)}	Turn-off delay time		--	33	--	ns
T _f	Turn-off fall time		--	23	--	ns
Source- Drain Diode Characteristics@ T _J = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =-20A,V _{GS} =0V	--	-0.87	-1	V
T _{rr}	Reverse recovery time ⑦	V _{DD} =-15V I _{sd} =-20A, V _{GS} =0V	--	14	--	ns
Q _{rr}	Reverse recovery charge ⑦	di/dt=-100A/μs	--	5.6	--	nC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② This maximum value is based on starting T_j = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = -18A, V_{GS} = -10V; 100% FT tested at L = 0.1mH, I_{AS} = -28A.
- ③ The power dissipation Pd is based on T_j(max), using junction-to-case thermal resistance RθJC.
- ④ The power dissipation Pdsm is based on T_j(max), using junction-to-ambient thermal resistance RθJA.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.

Typical Characteristics




Fig1. Typical output characteristics




Fig2. Typical $V_{GS(TH)}$ gate -source voltage Vs T_j




Fig3. Typical transfer characteristics




Fig4. Typical normalized on-resistance Vs. T_j




Fig5. Typical on resistance Vs gate -source voltage




Fig6. Typical on resistance Vs drain current

Typical Characteristics




Fig7. Typical source-drain diode forward voltage




Fig8. Maximum safe operating area




Fig9. Typical capacitance Vs drain-source voltage




Fig10. Typical gate charge Vs gate-source voltage




Fig11. Power dissipation Vs. case temperature










Fig12. Maximum drain current Vs. case temperature

Typical Characteristics


Fig13. Typical $V(BR)_{DSS}$ Vs T_j

Fig14. Maximum avalanche energy vs temperature ($^{\circ}C$)

Fig15 . Normalized maximum transient thermal impedance

Fig16. Unclamped Inductive Test Circuit and waveforms

Fig17. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs) , Vergiga Logo

2nd line: Part Number (3508AP)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code, code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

PDFN5x6 Package Outline Data


Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	0.90	1.00	1.10
b	0.33	0.41	0.51
c	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
e	1.27 BSC		
H	0.41	0.51	0.61
K	1.10	--	--
L	0.51	0.61	0.71

Notes:

- 1.Refer to JEDEC MO-240 variation AA.
- 2.Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- 3.Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.