


Features


- P-Channel
- Enhancement mode
- Fast Switching and High efficiency

V_{DS}	-30	V
$R_{DS(on),TYP@ V_{GS}=-10V}$	17.5	mΩ
$R_{DS(on),TYP@ V_{GS}=-4.5V}$	25	mΩ
$I_D(\text{Silicon Limited})$	-8.6	A

DFN2x2x0.5-6L



Part ID	Package Type	Marking	Packing
VS3522AA4	DFN2x2x0.5-6L	3522	3000PCS/Reel



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage		-30	V
V_{GS}	Gate-Source voltage		± 20	V
I_S	Diode continuous forward current	$T_A = 25^\circ\text{C}$	-2.6	A
I_D	Continuous drain current @ $V_{GS} = -10V$ (Silicon limited)	$T_A = 25^\circ\text{C}$	-8.6	A
I_D	Continuous drain current @ $V_{GS} = -10V$ (Silicon limited)	$T_A = 70^\circ\text{C}$	-6.9	A
I_{DM}	Pulse drain current tested ①	$T_A = 25^\circ\text{C}$	-28	A
PD	Maximum power dissipation ②	$T_A = 25^\circ\text{C}$	2.6	W
		$T_A = 70^\circ\text{C}$	1.7	W
T_{STG}, T_J	Storage and Junction Temperature Range		-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter		Typical	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient③	$t \leq 10s$	40	48	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient③	Steady State	66	79	$^\circ\text{C/W}$







Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j =25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250μA	-30	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _j =25°C)	V _{DS} =-30V,V _{GS} =0V	--	--	-1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)④	V _{DS} =-30V,V _{GS} =0V	--	--	-100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =-250μA	-1	-1.5	-2.1	V
R _{DS(on)}	Drain-Source On-State Resistance ⑤	V _{GS} =-10V, I _D =-4.5A	--	17.5	22	mΩ
		(T _j =100°C)④	--	24	--	mΩ
R _{DS(on)}	Drain-Source On-State Resistance ⑤	V _{GS} =-4.5V, I _D =-4A	--	25	32	mΩ
G _{FS}	Forward transconductance	V _{DS} =-5V, I _D =-4.5A	--	9.3	--	S
Dynamic Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance ④	V _{DS} =-15V,V _{GS} =0V, f=1MHz	--	1040	--	pF
C _{oss}	Output Capacitance ④		--	150	--	pF
C _{rss}	Reverse Transfer Capacitance ④		--	130	--	pF
R _g	Gate Resistance ④	f=1MHz	--	13	--	Ω
Q _g (-10V)	Total Gate Charge ④	V _{DS} =-15V,I _D =-4.5A, V _{GS} =-10V	--	22	--	nC
Q _g (-4.5V)	Total Gate Charge ④		--	11	--	nC
Q _{gs}	Gate-Source Charge ④		--	2.7	--	nC
Q _{gd}	Gate-Drain Charge ④		--	4.6	--	nC
Switching Characteristics ④						
T _{d(on)}	Turn-on Delay Time	V _{DD} =-15V, I _D =-4.5A, R _G =2.7Ω, V _{GS} =-10V	--	5.6	--	ns
T _r	Turn-on Rise Time		--	14	--	ns
T _{d(off)}	Turn-Off Delay Time		--	50	--	ns
T _f	Turn-Off Fall Time		--	25	--	ns
Source- Drain Diode Characteristics@ T _j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =-4.5A,V _{GS} =0V	--	-0.77	-1	V
T _{rr}	Reverse Recovery Time ④	V _{DD} =-15V	--	15	--	ns
Q _{rr}	Reverse Recovery Charge ④	I _{sd} =-4.5A, V _{GS} =0V di/dt=-100A/μs	--	5.3	--	nC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② The power dissipation P_{DSM} is based on T_j(max), using junction-to-ambient thermal resistance RθJA t ≤ 10s value.
- ③ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.
- ④ Guaranteed by design, not subject to production testing.
- ⑤ Pulse width ≤ 380μs; duty cycles 2%.

Typical Characteristics


Fig1. Typical Output Characteristics

Fig2. Typical $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j

Fig3. Typical Transfer Characteristics

Fig4. Typical Normalized On-Resistance Vs. T_j

Fig5. Typical On Resistance Vs Gate-Source Voltage

Fig6. Typical On Resistance Vs Drain Current

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. ambient Temperature




Fig12. Maximum Drain Current Vs. ambient Temperature

Typical Characteristics




Fig13. Typical $V(\text{BR})_{\text{DSS}}$ Vs T_j




Fig14 . Normalized maximum transient thermal impedance




Fig15. Unclamped Inductive Test Circuit and waveforms




Fig16. Switching Time Test Circuit and waveforms

Marking Information




3522: Part Number

AA: Part Number

YM: Y: Year Code, refer to table below

M: Month Code, (e.g. 9=September, O=October, N=November, D=December, etc)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

DFN2x2x0.5-6L Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	1.95	2.00	2.05
B	1.95	2.00	2.05
C	0.45	0.50	0.55
L	0.25	0.30	0.35
L1	0.10	0.20	0.30
L2	--	0.65	--
L3	0.30	0.40	0.50
L4	--	0.152	--
L5	0.12	0.22	0.32
L6	0.15	0.25	0.35
L7	0.23	0.33	0.43
a	0.90	1.00	1.10
a1	0.72	0.82	0.92
b	0.85	0.95	1.05
b1	0.13	0.23	0.33
l	0.25	0.30	0.35
k	0.00	--	0.05