


Features

- Enhancement mode

V_{DS}	20	V
$R_{DS(on),TYP@ V_{GS}=4.5V}$	16	mΩ
$R_{DS(on),TYP@ V_{GS}=2.5V}$	20	mΩ
$I_D(\text{Silicon limited})$	6	A



Part ID	Package Type	Marking	Packing
VS2646ACL	SOT23	VS41	3000pcs/Reel



Maximum ratings, at $T_A=25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage		20	V
V_{GS}	Gate-source voltage		± 12	V
I_S	Diode continuous forward current	$T_A = 25^\circ\text{C}$	1	A
I_D	Continuous drain current @ $V_{GS}=4.5V$ (Silicon limited)	$T_A = 25^\circ\text{C}$	6	A
I_D	Continuous drain current @ $V_{GS}=4.5V$ (Silicon limited)	$T_A = 70^\circ\text{C}$	4.8	A
I_{DM}	Pulse drain current tested ①	$T_A = 25^\circ\text{C}$	24	A
PD	Maximum power dissipation ②	$T_A = 25^\circ\text{C}$	1	W
		$T_A = 70^\circ\text{C}$	0.7	W
T_J, T_{STG}	Operating junction and storage temperature range		-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JL}$	Thermal resistance, junction-to-lead	58	70	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal resistance, junction-to-ambient③	100	120	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
V(BR)DSS	Drain-source breakdown voltage	V _{GS} =0V, I _D =250μA	20	--	--	V
I _{DSS}	Zero gate voltage drain current(T _j =25°C)	V _{DS} =20V,V _{GS} =0V	--	--	1	μA
	Zero gate voltage drain current(T _j =125°C)④	V _{DS} =20V,V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-body leakage current	V _{GS} =±12V,V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} =V _{GS} ,I _D =250μA	0.4	0.65	1.2	V
R _{DS(on)}	Drain-source on-state resistance ⑤	V _{GS} =4.5V, I _D =2A	--	16	20	mΩ
		T _j =100°C ④	--	21	--	mΩ
R _{DS(on)}	Drain-source on-state resistance ⑤	V _{GS} =2.5V, I _D =2A	--	20	25	mΩ
R _{DS(on)}	Drain-source on-state resistance ⑤	V _{GS} =1.8V, I _D =2A	--	27	34	mΩ
G _{FS}	Forward transconductance	V _{DS} =5V, I _D =4A	--	9	--	S
Dynamic Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
C _{iss}	Input capacitance ④	V _{DS} =10V,V _{GS} =0V, f=1MHz	--	545	--	pF
C _{oss}	Output capacitance ④		--	90	--	pF
C _{rss}	Reverse transfer capacitance ④		--	75	--	pF
R _g	Gate resistance ④	f=1MHz	--	1	--	Ω
Q _g	Total gate charge ④	V _{DS} =10V,I _D =2A, V _{GS} =4.5V	--	7.4	--	nC
Q _{gs}	Gate-source charge ④		--	0.8	--	nC
Q _{gd}	Gate-drain charge ④		--	2	--	nC
Switching Characteristics ④						
T _{d(on)}	Turn-on delay Time	V _{DD} =10V, I _D =2A, R _G =3Ω, V _{GS} =10V	--	4	--	ns
T _r	Turn-on rise Time		--	6.4	--	ns
T _{d(off)}	Turn-off delay Time		--	17	--	ns
T _f	Turn-off fall Time		--	2	--	ns
Source- Drain Diode Characteristics@ T _j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =4A,V _{GS} =0V	--	0.8	1	V
T _{rr}	Reverse recovery time ④	V _{DD} =10V I _{sd} =2A, V _{GS} =0V	--	9.4	--	ns
Q _{rr}	Reverse recovery charge ④	di/dt=100A/μs	--	2.2	--	nC

NOTE:

- ① Single pulse; pulse width $\leq 100\mu s$.
- ② The power dissipation P_d is based on $T_j(\text{max})$, using junction-to-ambient thermal resistance $R_{\theta JA}$.
- ③ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.
- ④ Guaranteed by design, not subject to production testing.
- ⑤ Pulse width $\leq 380\mu s$; duty cycles $\leq 2\%$.

Typical Characteristics




Fig1. Typical output characteristics




Fig2. Typical $V_{GS(TH)}$ gate-source voltage Vs. T_j




Fig3. Typical transfer characteristics




Fig4. Typical normalized on-resistance Vs. T_j




Fig5. Typical on-resistance Vs gate-source voltage




Fig6. Typical on-resistance Vs drain current

Typical Characteristics




Fig7. Typical source-drain diode forward voltage




Fig8. Maximum safe operating area




Fig9. Typical capacitance Vs. drain-source voltage




Fig10. Typical gate charge Vs. gate-source voltage




Fig11. Power dissipation Vs. case temperature




Fig12. Maximum drain current Vs. case temperature

Typical Characteristics




Fig13. Typical $V(BR)_{DSS}$ Vs T_j




Fig14 . Normalized maximum transient thermal impedance




Fig15. Unclamped inductive test circuit and waveforms





Fig16. Switching time test circuit and waveforms

Marking Information




VS41: Part Number

YM: Date Code:

Y: Year Code , refer to table below

M : M means assembly month (e.g. 9=September, O=October, N=November, D=December, etc)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

SOT23 Package Outline Data


Symbol	DIMENSIONS (unit: mm)		
	Min	Typ	Max
A	0.90	1.05	1.20
A1	0.00	0.05	0.10
A2	0.90	1.00	1.10
b	0.30	0.40	0.50
c	0.08	0.10	0.15
D	2.80	2.90	3.00
E	1.20	1.30	1.40
E1	2.30	2.40	2.50
e	0.95 BSC		
e1	1.90 REF		
L	0.30	0.40	0.50
L1	0.55 REF		

Notes:

1. Follow JEDEC TO-236, variation AB.
2. Dimension "D" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.25mm per side.
3. Dimension "E" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.