


VRRM	IF ( TC=156℃)	QC
1200V	2A	11.2nC

## **Applications:**

- Power Factor Correction
- Sever Mode Power Supplies
- Uninterruptible Power Supply

#### **Features:**

- Low Forward Voltage Drop
- High-Speed Switching
- Positive Temperature Coefficient
- Temperature-Independent Switching Behavior



**Ordering Information** 

Part Number	Package	Marking	Packing	Qty.	
RSS02120D	TO-252	RSS02120D	Tape&reel	2500 PCS	



## Maximum Ratings (TJ= 25°C unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
VRRM	Repetitive Peak Reverse Voltage	1200	V		
VRSM	Surge Peak Reverse Voltage	1200	V		
VR	DC Blocking Voltage	1200	V		
IF	Forward Current	9.5 5 2	А	TC = 25℃ TC = 125℃ TC = 156℃	Fig.7
IFSM	Non-Repetitive Forward Surge Current	18	Α	TC = 25°C, tp = 10ms Half Sine Wave	
IF,Max	Non-Repetitive Peak Forward Surge Current	180	Α	TC=25°C, tP= 10 μs, Pulse	
IFRM	Repetitive Peak Forward Surge Current	10	Α	TC = $25^{\circ}$ C, tp = $10$ ms Half Sine Wave	
Ptot	Power Dissipation	76.5 33.2	W	TC = 25°C TC = 110°C	Fig.6
TJ,TST G	Operating Junction and Storage Temperature	-55 to175	$^{\circ}$		

## **Electrical Characteristics** (TJ= 25°C unless otherwise specified)


Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note
VF	Forward Voltage	1.4 2.1	1.8 2.5	V	IF =2A, TJ = 25℃ IF =2A, TJ = 175℃	Fig.1
IR	Reverse Current	2 40	20 100	μΑ	VR =1200V, TJ = $25$ °C VR = 1200V, TJ = $175$ °C	Fig.2
С	Total Capacitance	148 11 8	/	pF	VR=0V, TJ = $25^{\circ}$ C, f=1MHz VR=400V, TJ = $25^{\circ}$ C, f=1MHz VR=800V, TJ = $25^{\circ}$ C, f = 1MHz	Fig.3
QC	Total Capacitive Charge	11.2	/	nC	$VR = 800V, TJ = 25^{\circ}C$ $Qc = \int_{0}^{V_{R}} C(V) dV$	Fig.4
Ec	Capacitance Stored Energy	5.8	/	μЈ	VR =800V	Fig.5

# Thermal Characteristics (TJ= $25^{\circ}$ C unless otherwise specified)

Symbol	Parameter	Тур.	Unit	Note
RθJC	Thermal Resistance from Junction to Case	1.96	°C/ <b>W</b>	Fig.8



### **Typical Feature Curve**







Figure 1. Forward Characteristics

Figure 2. Reverse Characteristics







Figure 3. Capacitance vs. Reverse Voltage

Figure 4. Total Capacitance Charge vs. Reverse Voltage






Figure 5. Capacitance Stored Energy

Figure 6. Power Derating

REV:F-B01-08-2025 www.reasunos.com








Figure 7. Current Derating

Figure 8. Transient Thermal Impendance



# Package outline drawing(TO-252 Unit: mm)





符号	尺寸		符号	尺	寸	符号	尺寸	
10.2	Min	Max	17 5	Min	Max	71) 7	Min	Max
Α	2.10	2.50	D1	5.10	5.45	L2	1.4	1.7
A1	0.97	1.17	E	6.4	6.8	L3	1.65	1.95
A2	0.00	0.12	E1	5.1	5.55	L4	0.60	1.00
b	0.66	0.86	E2	4.63	5.03	е	2.286BSC	
С	0.45	0.6	L	9.90	10.30	0	5	10
D	5.90	6.30	L1	2.74	3.14	01	0	3



#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.