


ID	R <sub>DS</sub> (ON)(Typ)	VDSS
53A	60mΩ	600V

### **Applications:**

- Sever
- EV Charging
- Telecom
- Solar

### **Features:**

- Ultra fast body diode
- Low gate charge
- Low RDS(on) per chip area(Low FOM)
- Very low switching and conduction loss
- Extremely high commutation ruggedness



### **Ordering Information**

Part Number	Package	Marking	Packing	Qty.
RSF60R070W	T0-247-3	RSF60R070W	Tube	30 PCS

## Absolute Maximun Ratings Tc= 25℃ unless otherwise specified

Symbol	Parameter	RSF60R070W	Units
VDSS	Drain-to-Source Voltage	600	V
ID	Continuous Drain Current TC=25℃	53	
ID	Continuous Drain Current TC=100°C	33	Α
IDM	Pulsed Drain Current (Note*1)	149	
PD	Power Dissipation	357	W
VGS	Gate- to- Source Voltage	±30	V
	Single Pulse Avalanche Engergy		
EAS	L=10mH,VDS = 50V, IAS=5.1A, TJ=25°C	325	mJ
	Maximum Temperature for Soldering	200	
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300	
	Package Body for 10 seconds	260	$^{\circ}$ C
TJ and	Operating Junction and Storage	55 to 150	
TSTG	Temperature Range	-55 to 150	

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the" Absolute Maximum Ratings" Table may cause permanent damage to the device.



#### **Thermal Resistance**

Symbol	Parameter	RSF60R070W	Units	Test Conditions
RθJC	Junction-to-Case	0.35	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}$ C
RθJA	Junction-to- Ambient	26.7		1 cubic foot chamber,free air.

## **OFF Characteristics** TJ= 25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown	600			V	VGS=0V
BAD33	Voltage	800			V	ID=250μA
IDSS	Duein to Source Leakers Cumment			5	^	VDS=600V
וטטט	Drain- to- Source Leakage Current			)	μΑ	VGS=0V
	Cata to Source Forward Leakage			100		VGS=30V
ICCC	Gate- to- Source Forward Leakage			100	А	VDS=0V
IGSS	Cata to Course Poverse Leekers			100	nA	VGS=-30V
	Gate- to- Source Reverse Leakage			-100		VDS=0V

### ON Characteristics TJ=25 ℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On-		60	70	mΩ	VGS=10V
KD3(011)	Resistance		80	70	11152	ID=18A
VGS(TH)	Cata Throchold Voltage	2	4	5	\ <u>/</u>	VGS=VDS
VG3(1H)	Gate Threshold Voltage	3	4	)	<b>'</b>	ID=250μA

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		30			
trise	Rise Time		44			VDS=400V ID=21A
td(OFF)	Turn- OFF Delay Time		81		nS	RG=3Ω VGS=10V
tfall	Fall Time		32			V 65 16V



# **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		3207			VGS=0V
Coss	Output Capacitance		49		pF	VDS=100V
Crss	Reverse Transfer Capacitance		2			f=1.0MHz
RG	Gate Resistance		5		Ω	VDS=0V VGS=0V f=1.0MHz
Qg	Total Gate Charge		76			VDS=480V
Qgs	Gate- to- Source Charge		20		nC	ID=21A
Qgd	Gate-to-Drain(" Miller") Charge		34			VGS=10V

### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			53	Α	Integral pn- diode
ISM	Maximum Pulsed Current			287	Α	in MOSFET
VSD	Diode Forward Voltage			1.0	V	IS=42A VGS=0V
trr	Reverse Recovery Time		164		nS	VR=400V
Qrr	Reverse Recovery Charge		1		nC	IS=21A
Irr	Reverse recovery curren		12		Α	di/dt=100A/μs

### Notes:

<sup>\* 1.</sup> Repetitive rating, pulse width limited by maximum junction temperature.



### **Typical Feature Curve**

Figure 1. Output Characteristics




Figure 3. On-state Resistance





Figure 5. Transfer Characteristics



www.reasunos.com






Figure 4. On-state Resistance with Temperature




Figure 6. Breakdown Voltage with Temperature






Figure 7. Gate Charge




Fig 9. Safe Operating Area




Fig 11. Maximum Transient Thermal Characteristics




Figure 8. Maximum Drain Current






Fig 10. Body Diode Characteristics



REV:P-B01-08-2025



### **Test Circuits and Waveforms**






Fig 13. Test circuit for resistive load switching times

Fig 14. Switching times waveform




Fig 15. Test circuit for unclamped inductive load




Fig 16. Unclamped inductive waveform




Fig 17. Test circuit for diode






Fig 18. Diode recovery



# Package outline drawing(TO-247 Unit: mm)





CVALDO		MM		CVARDOL	MM				
SYMBOL	MIN	NOM	MAX	SYMBOL	MIN	NOM	MAX		
*A	4.80	5.00	5.20	F1	5.70	5.80	5.90		
A1	1.90	2.00	2.10	F2	4.85	5.00	5.15		
*b	1.10	1.20	1.30	*e	5.39	5.44	5.49		
b1	2.90	3.00	3.10	•L	19.72	19.92	20.12		
b2	1.95	2.00	2.05	*L1	4.03	4.13	4.23		
*B1	3.00	3.10	3.20	81	5°	7°	9°		
*B2	2.00	2.10	2.20	62	1°	2°	3°		
*c	0.50	0.6	0.70	63	13°	15°	17°		
*D	20.80	21	21.20	*ФР1	3.50	3.60	3.70		
D1	16.40	16.55	16.70	ФР2	7.09	7.19	7.29		
D2	1.07	1.17	1.27	ФР3	2.40	2.50	2.60		
*E	15.60	15.80	16.00	*Q1	2.31	2.41	2.51		
E1	13.11	13.26	13.41	S	6.05	6.15	6.25		
E2	2.40	2.50	2.60	R	0.30	0.40	0.50		
E3	6.10	6.20	6.30	带*	为关键	检验尺	寸		

注: 1.表面粗糙度 Ra =1.14±0.20um 2.带\*为关键检验尺寸



#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights,nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.