


VRRM	IF (TC=150℃)	QC
650V	4.8A	9.5nC

Applications:

- Power Factor Correction
- Sever Mode Power Supplies
- Uninterruptible Power Supply

Features:

- Low Forward Voltage Drop
- High-Speed Switching
- Positive Temperature Coefficient
- Temperature-Independent Switching Behavior



Ordering Information

Part Number	Package	Marking	Packing	Qty.
RSS04065G	DFN5*6	RSS04065G	Tape&reel	5000 PCS

Maximum Ratings (T_J= 25°C unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
VRRM	Repetitive Peak Reverse Voltage	650	V		
VRSM	Surge Peak Reverse Voltage	650	V		
VR	DC Blocking Voltage	650	V		
IF	Forward Current	4.8	A	TC = 150°C	Fig.7
IFSM	Non-Repetitive Forward Surge Current	26	A	TC = 25°C, t _p = 10ms Half Sine Wave	
IF,Max	Non-Repetitive Peak Forward Surge Current	200	A	TC=25°C, t _P = 10 μs, Pulse	
IFRM	Repetitive Peak Forward Surge Current	20	A	TC = 25°C, t _p = 10ms Half Sine Wave	
P _{tot}	Power Dissipation	76.5 33.2	W	TC = 25°C TC = 110°C	Fig.6
∫t ² dt	I ² t value	3.3	A ² S	TC = 25°C, t _p =10ms	
T _J ,T _{ST} G	Operating Junction and Storage Temperature	-55 to175	°C		

Electrical Characteristics (T_J= 25°C unless otherwise specified)

Symbol	Parameter	Typ.	Max.	Unit	Test Conditions	Note
V _F	Forward Voltage	1.5 1.8	1.8 2.0	V	IF = 4A, T _J = 25°C IF = 4A, T _J = 175°C	Fig.1
I _R	Reverse Current	1 12	20 100	μA	VR =650V, T _J = 25°C VR = 650V, T _J = 175°C	Fig.2
C	Total Capacitance	185 19.0 16.7	/	pF	VR=0V, T _J = 25°C, f=1MHz VR=200V, T _J = 25°C, f=1MHz VR=400V, T _J = 25°C, f = 1MHz	Fig.3
Q _C	Total Capacitive Charge	9.5	/	nC	VR =400V, T _J = 25°C Q _c =∫ ₀ ^{V_R} C(V)dV	Fig.4
E _c	Capacitance Stored Energy	2.4	/	μJ	VR =400V	Fig.5

Thermal Characteristics (T_J= 25°C unless otherwise specified)

Symbol	Parameter	Typ.	Unit	Note
R _{θJC}	Thermal Resistance from Junction to Case	1.95	°C/W	

Typical Feature Curve





Figure 1. Forward Characteristics Figure 2. Reverse Characteristics




Figure 3. Capacitance vs. Reverse Voltage




Figure 4. Total Capacitance Charge vs. Reverse Voltage




Figure 5. Capacitance Stored Energy




Figure 6. Power Derating




Figure 7. Current Derating





Figure 8. Transient Thermal Impedance

Package outline drawing(DFN5*6 Unit: mm)



Symbol	Min	Typ	Max
A	0.90	0.95	1.00
B	0.48	0.58	0.68
C	0.20	0.254	0.30
D	5.00	5.20	5.40
D1			0.15
E	5.90	6.05	6.20
E1	5.40	5.55	5.70
e	1.22	1.27	1.32
F	0.25	0.30	0.35
H	3.27	3.47	3.67
L	3.80	4.00	4.20

Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the specifications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights,nor the rights of others.Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.