



TSK50N50MZ

500V N-Channel MOSFET

Features

This Power MOSFET is produced using Truesemi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

- 50A,500V,Max.RDS(on)=0.18Ω @ VGS =10V
- Ultra fast recovery body diode
- 100% avalanche tested
- RoHS compliant device



Absolute Maximum Ratings T_c=25°C unless otherwise specified

Symbol	Parameter		Value	Units
V _{DSS}	Drain-Source Voltage		500	V
V _{GS}	Gate-Source Voltage		± 20	V
I _D	Drain current (DC) (Note 1)	T _c = 25°C	50	A
		T _c = 100°C	29	A
I _{DM}	Pulsed Drain Current (Note 1)		138	A
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		6805	mJ
I _{AS}	Single avalanche current (Note 1)		35	A
P _D	Power Dissipation (T _c = 25°C)		568	W
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature range		-55~150	°C

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
R _{θJC}	Thermal Resistance,Junction-to-Case	--	0.22	°C/W
R _{θJA}	Thermal Resistance,Junction-to-Ambient	--	40	°C/W

Electrical Characteristics $T_c=25\text{ }^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	2.0	--	4.0	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 23\text{ A}$	--	150	180	$\text{m}\Omega$
R_g	Internal gate resistance	$f=1\text{ MHz}$, Open drain	--	0.75	--	Ω

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	500	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	--	--	25	μA
I_{GSS}	Gate leakage current	$V_{DS}=0\text{ V}, V_{GS}=\pm 20\text{ V}$	--	--	± 100	Na

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$ (Note 3)	--	8814	--	pF
C_{oss}	Output Capacitance		--	652	--	pF
C_{rss}	Reverse Transfer Capacitance		--	67	--	pF

Switching Characteristics

$t_{d(on)}$	Turn-On Time	$V_{DS} = 250\text{ V}, I_D = 23\text{ A},$ $R_G = 5\text{ }\Omega, V_{GS}=10\text{ V}$ (Note 3,4)	--	68	--	ns
t_r	Turn-On Rise Time		--	26	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	188	--	ns
t_f	Turn-Off Fall Time		--	26	--	ns
Q_g	Total Gate Charge	$V_{DS}=250\text{ V}, I_D = 23\text{ A},$ $V_{GS} = 10\text{ V}$ (Note 3, 4)	--	180	--	nC
Q_{gs}	Gate-Source Charge		--	38	--	nC
Q_{gd}	Gate-Drain Charge		--	56	--	nC

Source-Drain Diode Maximum Ratings and Characteristics

I_S	Continuous Source-Drain Diode Forward Current		--	--	46	A
I_{SM}	Pulsed Source-Drain Diode Forward Current		--	--	138	
V_{SD}	Source-Drain Diode Forward Voltage	$I_S = 50\text{ A}, V_{GS} = 0\text{ V}$	--	--	1.2	V
t_{rr}	Reverse Recovery Time	$I_S = 50\text{ A}, V_{GS} = 0\text{ V}$ $dI_S/dt=100\text{ A}/\mu\text{s}$ (Note 3, 4)	--	88	200	ns
Q_{rr}	Reverse Recovery Charge		--	0.27	--	μC

NOTES:

1. Calculated continuous current based on maximum allowable junction temperature
2. $L=10\text{ mH}$, $I_{AS}=35\text{ A}$, $V_{DD}=50\text{ V}$, Starting $T_J=25\text{ }^{\circ}\text{C}$
3. Guaranteed by design, not subject to production testing
4. Pulse test: Pulse width $\leq 300\text{ }\mu\text{s}$, Duty cycle $\leq 2\%$

Typical Electrical Characteristics Curves

Fig. 1 Typical Output Characteristics




Fig. 2 Typical Transfer Characteristics




Fig. 3 On-Resistance Variation with Drain Current and Gate Voltage




Fig. 4 Body Diode Forward Voltage Variation with Source Current




Fig. 5 Typical Capacitance Characteristics





Fig. 6 Typical Total Gate Charge Characteristics



Typical Electrical Characteristics Curves

Fig. 7 Breakdown Voltage Variation vs. Temperature




Fig. 8 On-Resistance Variation vs. Temperature




Fig. 9 Maximum Drain Current vs. Case Temperature




Fig. 10 Maximum Safe Operating Area




Fig. 11 Transient Thermal Impedance




Fig. 12 Gate Charge Test Circuit & Waveform





Fig. 13 Resistive Switching Test Circuit & Waveform





Fig. 14 E_{AS} Test Circuit & Waveform





Fig. 15 Diode Reverse Recovery Time Test Circuit & Waveform

