Rev. 1.3, May. 2020

KLM8G1GEUF-B04P KLM8G1GEUF-B04Q KLMAG2GEUF-B04P KLMAG2GEUF-B04Q KLMBG4GEUF-B04P KLMBG4GEUF-B04Q

Automotive

Samsung eMMC Product family

eMMC 5.1 Specification compatibility

Datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2020 Samsung Electronics Co., Ltd. All rights reserved.



Automotive eMMC

Revision History

| Revision No. | <u>History</u> | Draft Date | <u>Remark</u> | Edited by | Reviewed by |
|--------------|--|-------------------|---------------|-----------|-------------|
| 0.0 | 1. Initial issue | Jun. 08, 2018 | Target | K.M.Song | - |
| 1.0 | 1. Add Dimension | Jun.28, 2018 | Final | K.M.Song | - |
| 1.1 | 1. Remove some of EXT_CSD | Jul.11.2018 | Final | K.M.Song | - |
| 1.2 | EXT_CSD update TOC update Dimension Parameters update | Jul.11.2018 | Final | K.M.Song | - |
| 1.3 | 1. Legal Disclaimers added. 2.Grade3 Temp is updated.(-40 $^\circ\!$ | May.21.2020 | Final | S.M.Lee | K.J.Nam |

Automotive eMMC

LEGAL DISCLAIMERSSamsung Electronics Co., Ltd.

SAMSUNG ELECTRONICS CO., LTD. RESERVES THE RIGHT TO MAKE CHANGES TO THE INFORMATION PROVIDED IN THIS DOCUMENT, THE SPECIFICATIONS OF THE PRODUCT (AS THE TERM IS DEFINED IN THIS DOCUMENT), INCLUDING RELATED HARDWARE AND SOFTWARE, WITHOUT NOTICE.

Samsung Electronics Co., Ltd. ("Samsung") continually works to improve the Product's quality and reliability but the Product cannot be completely fail-safe as all semiconductor products have inherent failure rates and limited useful lives. IT IS CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE SAMSUNG PRODUCT IS SUITABLE AND FIT FOR CUSTOMER'S OWN DESIGNS, SYSTEMS, APPLICATIONS, AND/OR END-PRODUCT, THE APPLICABILITY OF ANY INFORMATION PROVIDED BY SAMSUNG RELATING TO THE PRODUCT, AND THE VALIDATION OF ALL OPERATING PARAMETERS FOR ITS DESIGNS AND/OR APPLICATIONS.

Customer is solely responsible for complying with all safety standards and incorporating safety design measures into Customer's applications and endproduct to ensure that a malfunction or failure of the Samsung Product component will not result in loss of human life, bodily injury or severe property and
environmental damage. It is Customer's sole responsibility to provide adequate designs for its end-product that includes or incorporates the Product as
component in compliance with the latest state of scientific or technical knowledge, the latest versions of all relevant information provided by Samsung,
including but not limited to, the specifications and/or instructions regarding the Product, the data sheets, qualification reports and notes for the Product,
and precautions and conditions relating to the Product. SAMSUNG ASSUMES NO LIABILITY FOR ANY DAMAGES OCCURRING AS A RESULT OF OR
RELATED TO CUSTOMER'S END-PRODUCT DESIGNS.

The Product is not warranted for use in equipment, systems and/or applications in which a malfunction or failure of the Samsung Product component could result, directly or indirectly in death, personal injury, or severe property or environmental damage. Customer shall not use or otherwise make available the Product or related software, hardware and/or technology for any military purposes, including without limitation, for the design, development, use or manufacturing of weapons. The Product is not designed or intended for use in automotive applications unless specifically designated in writing by Samsung as automotive-grade. The Product is neither designed nor intended for use in nuclear facilities, aerospace, satellite, medical, elevator/escalator and/or other safety-related equipment. Customer shall assume the sole risk and liability for and shall indemnify and hold Samsung harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, from any use of the Product for such unintended purposes.

SAMSUNG DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF THE PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION (PROVIDED ONLY AS GUIDANCE FOR THE PRODUCT USE), OR NONINFRINGEMENT OF ANY THIRD PARTY RIGHTS THAT MAY RESULT FROM THE USE OF THE PRODUCT.

Samsung assumes no liability for damages or losses occurring as a result of or related to Customer's noncompliance with applicable laws and regulations.

This document and all information discussed herein remains the sole and exclusive property of Samsung. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by Samsung to Customer under this document, whether express or implied, by estoppel or otherwise.

Absent a separate written agreement signed by both Samsung and Customer, Samsung assumes no liability, to the maximum extent permitted by law, for indirect, consequential, special, punitive, exemplary and/or incidental damages or loss, including but not limited to, loss of profits, loss of use/opportunities, business interruption, corruption or loss of data, procurement of substitute goods and/or services, however caused and on any theory of liability, whether in contract, strict liability, or tort (including negligence or otherwise) arising in any way out of or in connection with the use of the Product, even if advised of the possibility of such damage.

The Product and related technology may be controlled under the applicable export laws and regulations. Export or re-export of the Product and related technology are strictly prohibited unless in compliance with all applicable export laws and regulations.

The terms and conditions of the parties' transaction involving the Product, including but not limited to, all of the above, reflect good faith negotiations by and between Samsung and Customer each as a business entity, and shall not be construed more strictly against Samsung. For more details and additional information, please contact your Samsung business representative.

Automotive eMMC

Table Of Contents

| 1.0 PRODUCT LIST | 5 |
|--|----------------|
| 2.0 KEY FEATURES | 5 |
| 3.0 PACKAGE CONFIGURATIONS | 6 7 |
| 4.0 HS400 Mode | 9 |
| 5.0 New eMMC5.1 Features 5.1 Overview 5.2 Command Queuing 5.2.1 CMD Set Description. 5.2.2 New Response : QSR (Queue Status Register) 5.2.3 Send Status : CMD13 5.2.4 Mechanism of CMD Queue operation 5.2.5 CMD Queue Register description 5.3 Enhanced Strobe Mode | |
| 5.4 RPMB Throughput improve | 11 |
| 6.0 Technical Notes 6.1 S/W Algorithm. 6.1.1 Partition Management 6.1.1.1 Enhanced Partition (Area) 6.1.2 Boot Operation 6.1.3 User Density. 6.1.4 Performance. | 1313131313 |
| 7.0 REGISTER VALUE 7.1 OCR Register 7.2 CID Register 7.2.1 Product Name Table (In CID Register) 7.3 CSD Register 7.4 Extended CSD Register | 16 16 16 |
| 8.0 AC PARAMETER. 8.1 Timing Parameter. 8.2 Previous Bus Timing Parameters for DDR52 and HS200 Mode are defined by JEDEC Standard. 8.3 Bus Timing Specification in HS400 Mode. 8.3.1 HS400 Device Input Timing. 8.3.2 HS400 Device Output Timing. 8.4 Bus signal levels. 8.4.1 Open-drain Mode Bus Signal Level. 8.4.2 Push-pull Mode Bus Signal Level eMMC. | |
| 9.0 DC PARAMETER 9.1 Patrol Read Mode. 9.1.1 Active Power Consumption during Operation 9.1.2 Standby Power Consumption in Standby State 9.1.3 Sleep Power Consumption in Sleep State 9.2 Supply Voltage | 26 26 26 |
| U 3 Rue Signal Line Load | クフ |

Automotive eMMC

INTRODUCTION

SAMSUNG eMMC is an embedded MMC solution designed in a BGA package form. eMMC operation is identical to a MMC device and therefore is a simple read and write to memory using MMC protocol v5.1 which is a industry standard.

eMMC consists of NAND flash and a MMC controller. 3V supply voltage is required for the NAND area ($V_{DD}F$ or V_{CC}) whereas 1.8V or 3V dual supply voltage ($V_{DD}F$ or $V_{CC}F$) is supported for the MMC controller. SAMSUNG eMMC supports HS400 in order to improve sequential bandwidth, especially sequential read performance.

There are several advantages of using eMMC. It is easy to use as the MMC interface allows easy integration with any microprocessor with MMC host. Any revision or amendment of NAND is invisible to the host as the Embedded MMC controller insulates NAND technology from the host. This leads to faster product development as well as faster times to market.

The embedded flash management software or FTL(Flash Transition Layer) of eMMC manages Wear Leveling, Bad Block Management and ECC. The FTL supports all features of the Samsung NAND flash and achieves optimal performance.

1.0 PRODUCT LIST

[Table 1] Product List

| Capacities | eMMC Part ID | NAND Flash Type | User Density(%) | Power System | Package size | Pin Configuration | | |
|------------|-----------------|-----------------|------------------------|---|--------------------------|-------------------|---|--|
| 8GB | KLM8G1GEUF-B04P | 64 Gb MLC x1 | | | | | | |
| | KLM8G1GEUF-B04Q | 04 GD MILC X1 | | - Interface power: | 11.5 mm x 13 mm x 0.8 mm | 153 FBGA | | |
| 16GB | KLMAG2GEUF-B04P | 64 Gb MLC x2 | VDD (1.70 V ~ 1.95 V c | | | | ` | |
| | KLMAG2GEUF-B04Q | 04 OD WILC X2 | 31.070 | - Memory power: VDDF (2.7 V ~ 3.6 V) | | | | |
| 32GB | KLMBG4GEUF-B04P | 64 Gb MLC x4 | | | | | | |
| 32GB | KLMBG4GEUF-B04Q | 04 GD MLC X4 | | | | | | |

NOTE: 1) P: -40 $^{\circ}\mathbb{C} \leq \mathsf{Tc} \leq 95 \,^{\circ}\mathbb{C}$ (Default) Q: -40 $^{\circ}\mathbb{C} \leq \mathsf{Tc} \leq 105 \,^{\circ}\mathbb{C}$

2.0 KEY FEATURES

- Embedded MultiMediaCard Ver. 5.1 compatible.
- SAMSUNG eMMC supports features of eMMC5.1 which are defined in JEDEC Standard
 - Supported Features: Packed command, Cache, Discard, Sanitize, Power Off Notification, Data Tag,
 Partition types, Context ID, Real Time Clock, Dynamic Device Capacity, HS200
 - Non-supported Features : Large Sector Size (4KB)
- Additional feature : HS400 mode (200MHz DDR)
- Full backward compatibility with previous MultiMediaCard system specification (1bit data bus, multi-eMMC systems)
- Data bus width: 1bit (Default), 4bit and 8bit
- MMC I/F Clock Frequency: 0 ~ 200MHz MMC I/F Boot Frequency: 0 ~ 52MHz
- Support Automotive Temperature (-40 $^{\circ}$ C \leq T $_{C}$ \leq 95 $^{\circ}$ C/105 $^{\circ}$ C)
- 15th digit stands for below
 - P: -40 °C ≤ Tc ≤ 95 °C
 - Q: -40 °C ≤ Tc ≤ 105 °C
 - Based on Samsung Automotive Mission Profile, refer to Qual Report for more detail.
- $\bullet \ \text{Power}: Interface \ power \rightarrow V_{DD}(V_{CC}Q) \ (1.70V \sim 1.95V \ \text{or} \ 2.7V \sim 3.6V), \ Memory \ power \rightarrow V_{DD}F(V_{CC}) \ (2.7V \sim 3.6V)$

3.0 PACKAGE CONFIGURATIONS

3.1 153 Ball Pin Configuration

[Table 2] 153 Ball Information

| bie 2] 100 Bail illioill | | | | |
|--------------------------|-------------|--|--|--|
| Pin NO | Name | | | |
| A3 | DAT0 | | | |
| A4 | DAT1 | | | |
| A5 | DAT2 | | | |
| B2 | DAT3 | | | |
| В3 | DAT4 | | | |
| B4 | DAT5 | | | |
| B5 | DAT6 | | | |
| B6 | DAT7 | | | |
| K5 | RSTN | | | |
| C6 | VDD | | | |
| M4 | VDD | | | |
| N4 | VDD | | | |
| P3 | VDD | | | |
| P5 | VDD | | | |
| E6 | VDDF | | | |
| F5 | VDDF | | | |
| J10 | VDDF | | | |
| K9 | VDDF | | | |
| C2 | VDDI | | | |
| M5 | CMD | | | |
| H5 | Data Strobe | | | |
| M6 | CLK | | | |
| J5 | VSS | | | |
| A6 | VSS | | | |
| C4 | VSS | | | |
| E7 | VSS | | | |
| G5 | VSS | | | |
| H10 | VSS | | | |
| K8 | VSS | | | |
| N2 | VSS | | | |
| N5 | VSS | | | |
| P4 | VSS | | | |
| P6 | VSS | | | |
| | | | | |




Figure 1. 153-FBGA

- CLK : Clock input
- $\bullet \ \mathsf{Data} \ \mathsf{Strobe} : \mathsf{Newly} \ \mathsf{assigned} \ \mathsf{pin} \ \mathsf{for} \ \mathsf{HS400} \ \mathsf{mode}. \ \mathsf{Data} \ \mathsf{Strobe} \ \mathsf{is} \ \mathsf{generated} \ \mathsf{from} \ \mathsf{eMMC} \ \mathsf{to} \ \mathsf{host}.$
 - In HS400 mode, read data and CRC response are synchronized with Data Strobe.
- \bullet CMD : A bidirectional signal used for device initialization and command transfers.
 - Command operates in two modes, open-drain for initialization and push-pull for fast command transfer.
- DAT0-7 : Bidirectional data channels. It operates in push-pull mode.
- RST n: H/W reset signal pin.
- $\bullet~V_{DD}F(V_{CC})$: Supply voltage for flash memory.
- V_{DD}(V_{CC}Q) : Supply voltage for memory controller.
- \bullet $V_{\mbox{\scriptsize DD}}\mbox{\scriptsize i}$: Internal power node to stabilize regulator output to controller core logics.
- V_{SS}: Ground connections.
- RFU : Reserved for future use, do not use for any usage.

3.1.1 11.5mm x 13mm x 0.8mm Package Dimension




Figure 2. 11.5mm x 13mm x 0.8mm Package Dimension

0.50 X 13 = 8.50 **BOTTOM VIEW**

0.25

0.50

3.25

3.2 Product Architecture

- eMMC consists of NAND Flash and Controller. V_{DD} ($V_{CC}Q$) is for Controller power and $V_{DD}F$ (V_{CC})is for flash power.




Figure 3. eMMC Block Diagram

Automotive eMMC

4.0 HS400 Mode

eMMC5.0 product supports high speed DDR interface timing mode up to 400MB/s with 1.8V I/O supply.

HS400 mode supports the following features :

- DDR Data sampling method
- CLK frequency up to 200MHz
- Only 8-bits bus width available
- Signaling levels of 1.8V
- Five selectable Drive Strength (refer to the table below)

[Table 3] I/O Driver Strength Types (EXT_CSD register : DRIVER_STRENGTH [197])

| 2 - 2 - 2 - 2 - 2 - 3 - 3 - 3 - 3 - 3 - | | | | | | | | | |
|---|--------------------------|-------------------|--|--|--|--|--|--|--|
| Driver Type | HS200 & HS400 Support | Nominal Impedance | Approximated driving capability compared to Type-0 | Remark | | | | | |
| 0 | Default | 50Ω | x1 | Default Driver Type. Supports up to 200MHz operation. | | | | | |
| 1 | Optional | 33Ω | x1.5 | Supports up to 200MHz Operation. | | | | | |
| 2 | Optional | 66Ω | x0.75 | The weakest driver that supports up to 200MHz operation. | | | | | |
| 3 | Optional | 100Ω | x0.5 | For low noise and low EMI systems. Maximal operating frequency is decided by Host design. | | | | | |
| 4 | Optional | 40Ω | x1.2 | Supports up to 200MHz DDR operation | | | | | |

NOTE:

[Table 4] Device Type Values (EXT_CSD register : DEVICE_TYPE [196])

| Bit | Device Type | Supportability |
|-----|--|----------------|
| 7 | HS400 Dual Data Rate eMMC @ 200 MHz - 1.2V I/O | Not support |
| 6 | HS400 Dual Data Rate eMMC @ 200 MHz - 1.8V I/O | Support |
| 5 | HS200 Single Data Rate eMMC @ 200 MHz - 1.2V I/O | Not support |
| 4 | HS200 Single Data Rate eMMC @ 200 MHz - 1.8V I/O | Support |
| 3 | High-Speed Dual Data Rate <i>eMMC</i> @ 52MHz - 1.2V I/O | Not support |
| 2 | High-Speed Dual Data Rate <i>eMMC</i> @ 52MHz - 1.8V or 3V I/O | Support |
| 1 | High-Speed eMMC @ 52MHz - at rated device voltage(s) | Support |
| 0 | High-Speed eMMC @ 26MHz - at rated device voltage(s) | Support |

[Table 5] Extended CSD Revisions (EXT_CSD register : EXT_CSD_REV [192])

| Value | Timing Interface | EXT_CSD Register Value |
|-------|------------------------------------|------------------------|
| 255-9 | Reserved | - |
| 8 | Revision 1.8 (for MMC V5.1) | 0x08 |
| 7 | Revision 1.7 (for MMC V5.0) | - |
| 6 | Revision 1.6 (for MMC V4.5, V4.51) | - |
| 5 | Revision 1.5 (for MMC V4.41) | - |
| 4 | Revision 1.4 (Obsolete) | - |
| 3 | Revision 1.3 (for MMC V4.3) | - |
| 2 | Revision 1.2 (for MMC V4.2) | - |
| 1 | Revision 1.1 (for MMC V4.1) | - |
| 0 | Revision 1.0 (for MMC V4.0) | - |

[Table 6] High Speed Timing Values (EXT_CSD register : HS_TIMING [185])

HEADQUARTERS OF SAMSUNG ELECTRONICS.

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION

| Value | Timing Interface | Supportability |
|-------|--|----------------|
| 0x0 | Selecting backwards compatibility interface timing | Support |
| 0x1 | High Speed | Support |
| 0x2 | HS200 | Support |
| 0x3 | HS400 | Support |



¹⁾ Device Type-0 is defined as mandatory for eMMC HS200 and HS400 while four additional Driver Types (1, 2, 3 and 4) are defined as optional, to allow the support of wider Host leads.

Automotive eMMC

5.0 New eMMC5.1 Features

5.1 Overview

| New Feature | JEDEC | Support |
|------------------------------|-----------|---------|
| Cache Flushing Report | Mandatory | Yes |
| Background operation control | Mandatory | Yes |
| Command Queuing | Optional | Yes |
| Enhanced Strobe | Optional | Yes |
| RPMB Throughput improve | Optional | Yes |
| Secure Write Protection | Optional | Yes |

5.2 Command Queuing

To facilitate command queuing in eMMC, the device manages an internal task queue that the host can queue during data transfer tasks.

Every task is issued by the host and initially queued as pending. The device works to prepare pending tasks for execution. When a task is ready for execution, its state changes to "ready for execution".

The host tracks the state of all queued tasks and may order the execution of any task, marked as "ready for execution", by sending a command indicating its task ID. The device executes the data transfer transaction after receiving the execute command(CMD46/CMD47)

5.2.1 CMD Set Description

[Table 7] CMD Set Description and Details

| CMD | Туре | Argument | Abbreviation | Purpose | | |
|-------|--|-------------------------------------|---------------------|---|--|--|
| CMD44 | [24] forced programming [23] Priority: "0" simple / "1" high [20:16] TASK ID [15:0] number of blocks | | QUEUED_TASK _PARAMS | Define direction of operation (Read or Write) and Set high priority CMD Queue with task ID | | |
| CMD45 | ac/R1 | [31:0] Start block address | QUEUED_TASK_ADDRESS | Indicate data address for Queued CMD | | |
| CMD46 | adtc/R1 | [20:16] TASK ID | EXECUTE_READ_TASK | (Read) Transmit the requested number of data blocks | | |
| CMD47 | adtc/R1 | [20:16] TASK ID | EXECUTE_WRITE_TASK | (Write) Transmit the requested number of data blocks | | |
| CMD48 | ac/R1b | [20:16] Task ID [3:0] TM op-code | CMDQ_TASK _MGMT | Reset a specific task or entire queue. [20:16] when TM op-code = 2h these bits represent TaskID. When TM op-code = 1h these bits are reserved." | | |

5.2.2 New Response: QSR (Queue Status Register)

The 32-bit Queue Status Register (QSR) carries the state of tasks in the queue at a specific point in time. The host has read access to this register through device response to SEND_STATUS command (CMD13 with bit[15]="1"), R1's argument will be the 32- bit Queue Status Register (QSR). Every bit in the QSR represents the task who's ID corresponds to the bit index. If bit QSR[i] = "0", then the queued task with a Task ID i is ready for execution. The task may be queued and pending, or the Task ID is unused. If bit QSR[i] = "1", then the queued task with Task ID i is ready for execution.

5.2.3 Send Status: CMD13


CMD13 for reading the Queue Status Register (QSR) by the host. If bit[15] in CMD13's argument is set to 1, then the device shall send an R1 Response with the QSR instead of the Device Status. * There is still legacy CMD13 with R` response



Automotive eMMC

5.2.4 Mechanism of CMD Queue operation

Host issues CMD44 with Task ID number, Sector, Count, Direction, Priority to the device followed by CMD45 and host checks the Queue Status check with CMD13 [15]bits to 1 After that host issues CMD46 for Read or CMD47 for write During CMD queue operation, CMD44/CMD45 is able to be issued at anytime when the CMD line is not in use



5.2.5 CMD Queue Register description

Configuration and capability structures shall be added to the EXT_CSD register, as described below

[Table 8] CMD Queuing Support (EXT_CSD register : CMDQ_SUPPORT [308])

| Bit7 | Bit6 | Bit5 | Bit4 | Bit | Bit2 | Bit1 | Bit0 |
|----------|------|------|------|-----|------|--------------------------|------|
| Reserved | | | | | | CMD Queue supportability | |

This field indicates whether the device supports command queuing or not

0x0: CMD Queue function is not supported 0x1: CMD Queue function is supported

[Table 9] Command Queue Mode Enable(EXT_CSD register : CMDQ_MODE_EN [15])

| Bit7 | Bit6 | Bit5 | Bit4 | Bit | Bit2 | Bit1 | Bit0 |
|------|----------|------|------|-----|------|------|------|
| | Reserved | | | | | | |

This field is used by the host enable command queuing

0x0: Queue function is not enabled 0x1: Queue function is enabled

[Table 10] CMD Queuing Depth(EXT CSD register: CMDQ DEPTH [307])

| Bit7 | Bit6 | Bit5 | Bit4 | Bit | Bit2 | Bit1 | Bit0 |
|----------|------|------|------|-----|------|------|------|
| Reserved | | | N | | | | |

This field is used to calculate the depth of the queue supported by the device

Bit encoding:

[7:5]: Reserved

[4:0]: N,a parameter used to calculate the Queue Depth of task queue in the device.

Queue Depth = N+1.

5.3 Enhanced Strobe Mode

This product supports Enhanced Strobe in HS400 mode and refer to the details as described in eMMC5.1 JEDEC standard

5.4 RPMB Throughput improve

[Table 11] Related parameter register in EXT_CSD : WR_REL_PARAM [166]

| Name | Field | Bit | Туре |
|------------------------------|----------------|-----|------|
| Enhanced RPMB Reliable Write | EN_RPMB_REL_WR | 4 | R |

Bit[4]: EN_RPMB_REL_WR(R)

0x0: RPMB transfer size is either 256B (single 512B frame) or 512B (Two 512B frame).

0 x1: RPMB transfer size is either 256B (single 512B frame), 512B (Two 512B frame), or 8KB(Thirthy two 512B frames).



Automotive eMMC

5.5 Secure Write Protection

Configuration and capability structures shall be added to the EXT_CSD register and Authenticated Device Configuration Area as described below

[Table 12] Parameter register in EXT CSD: SECURE WP INFO [211]

| Ī | Bit7 | Bit6 | Bit5 | Bit4 | Bit | Bit2 | Bit1 | Bit0 |
|---|----------|------|------|------|-----|------|---------------------|-------------------|
| Ĭ | Reserved | | | | | | SECURE_WP_EN_STATUS | SECURE_WP_SUPPORT |

Bit[7:2]: Reserved

Bit[1]: SECURE WP EN STATUS(R)

0x0: Legacy Write Protection mode.

0x1: Secure Write Protection mode.

Bit[0]: SECURE_WP_SUPPORT(R)

0x0: Secure Write Protection is NOT supported by this device

0x1: Secure Write Protection is supported by this device

[Table 13] Authenticated Device Configuration Area[1]: SECURE_WP_MODE_ENABLE

| Bit7 | Bit6 | Bit5 | Bit4 | Bit | Bit2 | Bit1 | Bit0 |
|----------|------|------|------|-----|------|------|------|
| Reserved | | | | | | | 0x00 |

Bit[7:1]: Reserved

Bit[0] : SECURE_WP_EN (R/W/E) The default value of this field is 0x0.

- 0x0: Legacy Write Protection mode, i.e., TMP_WRITE_PROTECT[12], PERM_WRITE_PROTECT[13] is updated by CMD27. USER_WP[171], BOOT_WP[173] and BOOT_WP_STATUS[174] are updated by CMD6.
- 0x1 : Secure Write Protection mode. The access to the write protection related EXT_CSD and CSD fields depends on the value of SECURE_WP_MASK bit in SECURE_WP_MODE_CONFIG field.

[Table 14] Authenticated Device Configuration Area[2]: SECURE_WP_MODE_CONFIG

| Bit7 | Bit6 | Bit5 | Bit4 | Bit | Bit2 | Bit1 | Bit0 |
|----------|------|------|------|-----|------|------|------|
| Reserved | | | | | | | 0x00 |

Bit[7:1]: Reserved

Bit[0] : SECURE_WP_MASK (R/W/E_P) The default value of this field is 0x0.

- Ox0: Disabling updating WP related EXT_CSD and CSD fields. CMD27 (Program CSD) will generate generic error for setting TMP_WRITE_PROTECT[12], PERM_WRITE_PROTECT[13]. CMD6 for updating USER_WP[171], BOOT_WP[173] and BOOT_WP_STATUS[174] generates SWITCH_ERROR. If a force erase command is issued, the command will fail (Device stays locked) and the LOCK_UNLOCK_FAILED error bit will be set in the status register. If CMD28 or CMD29 is issued, then generic error will be occurred. Power-on Write Protected boot partitions will keep protected mode after power failure, H/W reset assertion and any CMD0 reset. The device keeps the current value of BOOT_WP_STATUS in the EXT_CSD register to be same after power cycle, H/W reset assertion, and any CMD0 reset.
- 0x1: Enabling updating WP related EXT_CSD and CSD fields. I.e TMP_WRITE_PROTECT[12], PERM_WRITE_PROTECT[13], USER_WP[171], BOOT_WP[173] and BOOT_WP_STATUS[174] are accessed using CMD6, CMD8 and CMD27. If a force erase command is issued and accepted, then ALL THE DEVICE CONTENT WILL BE ERASED including the PWD and PWD_LEN register content and the locked Device will get unlocked. If a force erase command is issued and power-on protected or a permanently-write-protected write protect groups exist on the device, the command will fail (Device stays locked) and the LOCK_UNLOCK_FAILED error bit will be set in the status register. An attempt to force erase on an unlocked Device will fail and LOCK_UNLOCK_FAILED error bit will be set in the status register. Write Protection is applied to the WPG indicated by CMD28 with the WP type indicated by the bit[2] and bit[0] of USER_WP[171]. All temporary WP Groups and power-on Write Protected boot partitions become writable/erasable temporarily which means write protect type is not changed. All power-on and permanent WP Groups in user area will not become writable/erasable temporarily. Those temporarily writable/erasable area will become write protected when this bit is cleared to 0x0 by the host or when there is power failure, H/W reset assertion and any CMD0 reset. The device keeps the current value of BOOT_WP_STATUS in the EXT_CSD register to be same after power cycle, H/W reset assertion, and any CMD0 reset.

6.0 Technical Notes

6.1 S/W Algorithm

6.1.1 Partition Management

The device initially consists of two Boot Partitions and RPMB Partition and User Data Area.

The User Data Area can be divided into four General Purpose Area Partitions and User Data Area partition. Each of the General Purpose Area partitions and a section of User Data Area partition can be configured as enhanced partition.

6.1.1.1 Enhanced Partition (Area)

SAMSUNG eMMC adopts Enhanced User Data Area as SLC Mode. Therefore when master adopts some portion as enhanced user data area in User Data Area, that area occupies double size of original set up size. (Ex. if master set 1MB for enhanced mode, total 2MB user data area is needed to generate 1MB enhanced area)

Max Enhanced User Data Area size is defined as. (MAX ENH SIZE MULT x HC WP GRP SIZE x HC ERASE GRP SIZE x 512kBytes)

6.1.2 Boot Operation

Device supports not only boot mode but also alternative boot mode. Device supports high speed timing and dual data rate during boot.




Figure 4. Embedded MultiMediaCard State Diagram (Boot Mode)




Figure 5. Embedded MultiMediaCard State Diagram (Alternative Boot Mode)

Automotive eMMC

[Table 15] Boot ack, boot data and initialization Time

| Timing Factor | | Value | | |
|---------------------|--------|---------|---------------|--|
| Boot ACK Time | | < 10 ms | | |
| Boot Data Time | | < 28 ms | | |
| | PON | 8 GB | 50 ms (Typ.) | |
| | | 16 GB | 50 ms (Typ.) | |
| Initialization Time | | 32 GB | 60 ms (Typ.) | |
| milianzation filme | NO PON | 8 GB | 200 ms (Typ.) | |
| | | 16 GB | 300 ms (Typ.) | |
| | | 32GB | 400 ms (Typ.) | |


NOTE:

1) This initialization time indicates the normal initialization time (without partition setting). Please refer to INI_TIMEOUT_AP[241] in EXT_CSD for the 1st initialization time including initial partition setting.(by samsung test pattern)

Automotive eMMC

6.1.3 User Density

Total User Density depends on device type. For example, 32MB in the SLC Mode requires 64MB in MLC. This results in decreasing of user density.



[Table 16] Capacity According To Partition

| | | Boot partition 1 | Boot partition 2 | RPMB |
|-------|---------|------------------|------------------|----------|
| 8 GB | Default | 32,640 KB | 32,640 KB | 4,096 KB |
| 0 00 | Max | 32,640 KB | 32,640 KB | 4,096 KB |
| 16 GB | Default | 32,640 KB | 32,640 KB | 4,096 KB |
| 10 GB | Max | 32,640 KB | 32,640 KB | 4,096 KB |
| 32 GB | Default | 32,640 KB | 32,640 KB | 4,096 KB |
| 32 OB | Max | 32,640 KB | 32,640 KB | 4,096 KB |

[Table 17] Maximum Enhanced Partition Size

| Device | Max. Enhanced Partition Size |
|--------|------------------------------|
| 8 GB | 3,909,091,328 |
| 16 GB | 7,818,182,656 |
| 32 GB | 15,636,365,312 |

[Table 18] User Density Size

| Device | User Density Size |
|--------|-------------------|
| 8 GB | 7,818,182,656 |
| 16 GB | 15,636,365,312 |
| 32 GB | 31,272,730,624 |

6.1.4 Performance

[Table 19] Performance

| Density | Sequential Read (MB/s) | Sequential Write (MB/s) |
|---------|------------------------|-------------------------|
| 8 GB | | 40 |
| 16 GB | 330 | 75 |
| 32 GB | | 150 |

^{*} Test Condition: Bus width x8, HS400, 512KB data transfer, Packed Off, Cache On, w/o file system overhead, measured on Samsung's internal board.

7.0 REGISTER VALUE

7.1 OCR Register

The 32-bit operation conditions register stores the V_{DD} voltage profile of the eMMC. In addition, this register includes a status information bit. This status bit is set if the eMMC power up procedure has been finished. The OCR register shall be implemented by all eMMCs.

[Table 20] OCR Register

| OCR bit | V _{DD} voltage window ²⁾ | Register Value | | | |
|---------|---|---|--|--|--|
| [6:0] | Reserved | 00 00000b | | | |
| [7] | 1.70 - 1.95 | 1b | | | |
| [14:8] | 2.0-2.6 | 000 0000Ь | | | |
| [23:15] | 2.7-3.6 | 1 1111 1111b | | | |
| [28:24] | Reserved | 0 0000b | | | |
| [30:29] | Access Mode | 00b (byte mode) 10b (sector mode) -[*Higher than 2GB only] | | | |
| [31] | eMMC power up status bit (busy) ¹⁾ | | | | |

NOTE:

1) This bit is set to LOW if the eMMC has not finished the power up routine

7.2 CID Register

[Table 21] CID Register

| Name | Field | Width | CID-slice | CID Value |
|-----------------------|-------|-------|-----------|------------------------|
| Manufacturer ID | MID | 8 | [127:120] | 0x15 |
| Reserved | | 6 | [119:114] | |
| Card/BGA | CBX | 2 | [113:112] | 01 |
| OEM/Application ID | OID | 8 | [111:104] | 1 |
| Product name | PNM | 48 | [103:56] | See Product name table |
| Product revision | PRV | 8 | [55:48] | 2 |
| Product serial number | PSN | 32 | [47:16] | 3 |
| Manufacturing date | MDT | 8 | [15:8] | 4 |
| CRC7 checksum | CRC | 7 | [7:1] | 5 |
| not used, always '1' | - | 1 | [0:0] | |

NOTE:

- 1),4),5) description are same as eMMC JEDEC standard.
- 2) PRV is composed of the revision count of controller and the revision count of F/W patch.
- 3) A 32 bits unsigned binary integer. (Random Number)

7.2.1 Product Name Table (In CID Register)

[Table 22] Product Name Table

| Part Number | Density | Product Name in CID Register (PNM) |
|-----------------|---------|------------------------------------|
| KLM8G1GEUF-B04x | 8 GB | 0 x 384755463452 |
| KLMAG2GEUF-B04x | 16 GB | 0 x 414755463452 |
| KLMBG4GEUF-B04x | 32 GB | 0 x 424755463452 |

²⁾ The voltage for internal flash memory(V_{DD}F) should be 2.7-3.6v regardless of OCR Register value.

Automotive eMMC

7.3 CSD Register

The Card-Specific Data register provides information on how to access the eMMC contents. The CSD defines the data format, error correction type, maximum data access time, data transfer speed, whether the DSR register can be used etc. The programmable part of the register (entries marked by W or E, see below) can be changed by CMD27. The type of the entries in the table below is coded as follows:

R: Read only

W: One time programmable and not readable.

R/W: One time programmable and readable.

W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and not readable.

R/W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and readable.

R/W/C_P: Writable after value cleared by power failure and HW/ rest assertion (the value not cleared by CMD0 reset) and readable.

R/W/E P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and readable.

W/E/ P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and not readable.

[Table 23] CSD Register

| Name | Field | Width Cell Type | Width Cell Type | Width Cell Type | Width Cell Type CSD- | h Cell Type | Width Cell Type CSD-slice | CSD Value |
|--|--------------------|-----------------|-----------------|-----------------|----------------------|-------------|---------------------------|-----------|
| Name | | Width | Och Type | OOD-SIICE | 8 GB 16 GB 32 GB | | | |
| CSD structure | CSD_STRUCTURE | 2 | R | [127:126] | 0x03 | | | |
| System specification version | SPEC_VERS | 4 | R | [125:122] | 0x04 | | | |
| Reserved | - | 2 | R | [121:120] | - | | | |
| Data read access-time 1 | TAAC | 8 | R | [119:112] | 0x27 | | | |
| Data read access-time 2 in CLK cycles (NSAC*100) | NSAC | 8 | R | [111:104] | 0x01 | | | |
| Max. bus clock frequency | TRAN_SPEED | 8 | R | [103:96] | 0x32 | | | |
| Device command classes | CCC | 12 | R | [95:84] | 0xF5 | | | |
| Max. read data block length | READ_BL_LEN | 4 | R | [83:80] | 0x09 | | | |
| Partial blocks for read allowed | READ_BL_PARTIAL | 1 | R | [79:79] | 0x00 | | | |
| Write block misalignment | WRITE_BLK_MISALIGN | 1 | R | [78:78] | 0x00 | | | |
| Read block misalignment | READ_BLK_MISALIGN | 1 | R | [77:77] | 0x00 | | | |
| DSR implemented | DSR_IMP | 1 | R | [76:76] | 0x00 | | | |
| Reserved | - | 2 | R | [75:74] | - | | | |
| Device size | C_SIZE | 12 | R | [73:62] | 0xFFF | | | |
| Max. read current @ V _{DD} min | VDD_R_CURR_MIN | 3 | R | [61:59] | 0x06 | | | |
| Max. read current @ V _{DD} max | VDD_R_CURR_MAX | 3 | R | [58:56] | 0x06 | | | |
| Max. write current @ V _{DD} min | VDD_W_CURR_MIN | 3 | R | [55:53] | 0x06 | | | |
| Max. write current @ V _{DD} max | VDD_W_CURR_MAX | 3 | R | [52:50] | 0x06 | | | |
| Device size multiplier | C_SIZE_MULT | 3 | R | [49:47] | 0x07 | | | |
| Erase group size | ERASE_GRP_SIZE | 5 | R | [46:42] | 0x1F | | | |
| Erase group size multiplier | ERASE_GRP_MULT | 5 | R | [41:37] | 0x1F | | | |
| Write protect group size | WP_GRP_SIZE | 5 | R | [36:32] | 0x0F | | | |
| Write protect group enable | WP_GRP_ENABLE | 1 | R | [31:31] | 0x01 | | | |
| Manufacturer default ECC | DEFAULT_ECC | 2 | R | [30:29] | 0x00 | | | |
| Write speed factor | R2W_FACTOR | 3 | R | [28:26] | 0x03 | | | |
| Max. write data block length | WRITE_BL_LEN | 4 | R | [25:22] | 0x09 | | | |
| Partial blocks for write allowed | WRITE_BL_PARTIAL | 1 | R | [21:21] | 0x00 | | | |
| Reserved | - | 4 | R | [20:17] | - | | | |
| Content protection application | CONTENT_PROT_APP | 1 | R | [16:16] | 0x00 | | | |
| File format group | FILE_FORMAT_GRP | 1 | R/W | [15:15] | 0x00 | | | |
| Copy flag (OTP) | COPY | 1 | R/W | [14:14] | 0x01 | | | |
| Permanent write protection | PERM_WRITE_PROTECT | 1 | R/W | [13:13] | 0x00 | | | |
| Temporary write protection | TMP_WRITE_PROTECT | 1 | R/W/E | [12:12] | 0x00 | | | |
| File format | FILE_FORMAT | 2 | R/W | [11:10] | 0x00 | | | |
| ECC code | ECC | 2 | R/W/E | [9:8] | 0x00 | | | |
| CRC | CRC | 7 | R/W/E | [7:1] | - | | | |
| Not used, always'1' | - | 1 | _ | [0:0] | - | | | |



Automotive eMMC

7.4 Extended CSD Register

The Extended CSD register defines the eMMC properties and selected modes. It is 512 bytes long.

The most significant 320 bytes are the Properties segment, which defines the eMMC capabilities and cannot be modified by the host. The lower 192 bytes are the Modes segment, which defines the configuration the eMMC is working in. These modes can be changed by the host by means of the SWITCH command.

R: Read only

W: One time programmable and not readable.

R/W: One time programmable and readable.

W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and not readable.

R/W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and readable.

R/W/C_P: Writable after value cleared by power failure and HW/ rest assertion (the value not cleared by CMD0 reset) and readable.

R/W/E_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and readable.

W/E/ P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and not readable

[Table 24] Extended CSD Register

| Name | Name Field | Cell | CSD-slice | CSD Value | | | |
|---|--|------|-----------|-----------|------|------------|------|
| Name | | Type | CSD-Slice | 8GB | 16GB | 32GB | |
| | Properties Segment | | | | | • | |
| Reserved | | 6 | - | [511:506] | | - | |
| Extended Security Commands Error | EXT_SECURITY_ERR | 1 | R | [505] | | 0x00 | |
| Supported Command Sets | S_CMD_SET | 1 | R | [504] | | 0x01 | |
| HPI features | HPI_FEATURES | 1 | R | [503] | | 0x01 | |
| Background operations support | BKOPS_SUPPORT | 1 | R | [502] | | 0x01 | |
| Max packed read commands | MAX_PACKED_READS | 1 | R | [501] | | 0x3F | |
| Max packed write commands | MAX_PACKED_WRITES | 1 | R | [500] | | 0x3F | |
| Data Tag Support | DATA_TAG_SUPPORT | 1 | R | [499] | | 0x01 | |
| Tag Unit Size | TAG_UNIT_SIZE | 1 | R | [498] | | 0x02 | |
| Tag Resources Size | TAG_RES_SIZE | 1 | R | [497] | | 0x00 | |
| Context management capabilities | CONTEXT_CAPABILITIES | 1 | R | [496] | | 0x05 | |
| Large Unit size | LARGE_UNIT_SIZE_M1 | 1 | R | [495] | | 0x07 | |
| Extended partitions attribute support | EXT_SUPPORT | 1 | R | [494] | | 0x03 | |
| Supported modes | SUPPORTED_MODES | 1 | R | [493] | | 0x03 | |
| FFU features | FFU_FEATURES | 1 | R | [492] | | 0x00 | |
| Operation codes timeout | OPERATION_CODE_TIMEOUT | 1 | R | [491] | | 0x00 | |
| FFU Argument | FFU_ARG | 4 | R | [490:487] | 0 | xC781000 | 0 |
| Barrier support | BARRIER_SUPPORT | 1 | R | [486] | | 0x00 | |
| Reserved | | 177 | - | [485:309] | | - | |
| CMD Queuing Support | CMDQ_SUPPORT | 1 | R | [308] | | 0x01 | |
| CMD Queuing Depth | CMDQ_DEPTH | 1 | R | [307] | | 0x0F | |
| Reserved | 1 | 1 | - | [306] | | - | |
| Number of FW sectors correctly programmed | NUMBER_OF_FW_SECTORS_COR- RECTLY_PROGRAMMED | 4 | R | [305:302] | | 0x00 | |
| Vendor proprietary health report | VENDOR_PROPRIETARY_ HEALTH_REPORT | 32 | R | [301:270] | | 0x00 | |
| Device life time estimation type B | DEVICE_LIFE_TIME_EST_ TYP_B | 1 | R | [269] | | 0x01 | |
| Device life time estimation type A | DEVICE_LIFE_TIME_EST_ TYP_A | 1 | R | [268] | | 0x01 | |
| Pre EOL information | PRE_EOL_INFO | 1 | R | [267] | | 0x01 | |
| Optimal read size | OPTIMAL_READ_SIZE | 1 | R | [266] | | 0x00 | |
| Optimal write size | OPTIMAL_WRITE_SIZE | 1 | R | [265] | 0x08 | 0x10 | 0x20 |
| Optimal trim unit size | OPTIMAL_TRIM_UNIT_SIZE | 1 | R | [264] | | 0x01 | l |
| Device version | DEVICE_VERSION | 2 | R | [263:262] | | 0x00 | |
| Firmware version | FIRMWARE_VERSION | 8 | R | [261:254] | F۱ | W Patch Ve | er. |
| Power class for 200MHz, DDR at VCC=3.6V | PWR_CL_DDR_200_360 | 1 | R | [253] | | 0x00 | |
| Cache size | CACHE_SIZE | 4 | R | [252:249] | | 0x10000 | |





Automotive eMMC

| Power off notification (long) timeout | Generic CMD6 timeout | GENERIC CMD6 TIME | 1 | R | [248] | 0x0A |
|---|--|-------------------------|---|---|-----------|------|
| Bedgepound operations status | Power off notification (long) timeout | = = | 1 | | | 0x3C |
| Number of correctly programmed sectors CORRECTLY_PRG_SECTORS_NUM 4 | (0) | | | | | |
| 1st initialization time after partitioning | <u> </u> | = | | | | |
| Cache Fushing Pelicy | <u> </u> | | 1 | | | |
| Power class for 52MHz, DDR at Voc=3.6V | <u> </u> | | 1 | | | 0x00 |
| Power class for 52MHz, DDR at Voor1.95V PWR_CL_DDR_52_196 | <u> </u> | | 1 | | | |
| Power class for 200MHz at Vccq=1.95V, Vcc=3.8V PVMR_CL_200_196 | · · · · · · · · · · · · · · · · · · · | | 1 | | | |
| Power class for 200MHz at Vicq=1.3V, | | | | | | |
| No. No. | · · · · · · · · · · · · · · · · · · · | PWR_CL_200_195 | 1 | R | [237] | 0x00 |
| In IDDR mode | | PWR_CL_200_130 | 1 | R | [236] | 0x00 |
| Reserved | | MIN_PERF_DDR_W_8_52 | 1 | R | [235] | 0x00 |
| TRIM Multiplier | | MIN_PERF_DDR_R_8_52 | 1 | R | [234] | 0x00 |
| Secure Feature support SEC_FEATURE_SUPPORT 1 R [231] 0x55 | Reserved | | 1 | - | [233] | - |
| Secure Erase Multiplier SEC_ERASE_MULT 1 R [230] 0x18 | TRIM Multiplier | TRIM_MULT | 1 | R | [232] | 0x02 |
| Secure TRIM Multiplier SEC_TRIM_MULT 1 R [229] 0x11 | Secure Feature support | SEC_FEATURE_SUPPORT | 1 | R | [231] | 0x55 |
| Boot information | Secure Erase Multiplier | SEC_ERASE_MULT | 1 | R | [230] | 0x1B |
| Reserved 1 | Secure TRIM Multiplier | SEC_TRIM_MULT | 1 | R | [229] | 0x11 |
| Boot partition size | Boot information | BOOT_INFO | 1 | R | [228] | 0x07 |
| Access size | Reserved | | 1 | - | [227] | - |
| High-capacity erase unit size | Boot partition size | BOOT_SIZE_MULTI | 1 | R | [226] | 0xFF |
| High-capacity erase timeout ERASE_TIMEOUT_MULT 1 R [223] 0x01 Reliable write sector count REL_WR_SEC_C 1 R [222] 0x01 High-capacity write protect group size HC_WP_GRP_SIZE 1 R [221] 0x10 Sleep current (VCC) S_C_VCC 1 R [220] 0x07 Sleep current (VCCQ) S_C_VCC 1 R [290] 0x07 Sleep current (VCCQ) S_C_VCCQ 1 R [291] 0x07 PRODUCTION_STATE_AWARE-NESS_TIMEOUT 1 R [218] 0x00 Froduction state awareness timeout S_A_TIMEOUT 1 R [218] 0x00 Sleep/awake timeout S_A_TIMEOUT 1 R [217] 0x11 Sleep Notification Timeout SLEEP_NOTIFICATION_TIME 1 R [216] 0x07 Sector Count SEC_COUNT 4 R [215;212] 0x0590 0x1202 0x0 0x0 Secure Write Protect Information SECURE_WP_INFO 1 R [211] 0x01 Minimum Write Performance for 8bit at SZMHz MIN_PERF_W_8_52 1 R [210] 0x00 Minimum Read Performance for 8bit at SZMHz MIN_PERF_R_8_52 1 R [209] 0x00 Minimum Read Performance for 8bit at 26MHz, for 4bit at 52MHz MIN_PERF_W_8_6_4_52 1 R [208] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_W_8_6_6_4_52 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_W_8_26_4_52 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_W_8_6_6 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_W_8_6_6 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_W_8_6_6 1 R [206] 0x00 Power class for 26MHz at 3.6V 1 R PWR_CL_26_360 1 R [202] 0x00 Power class for 26MHz at 3.6V 1 R PWR_CL_6_5_360 1 R [201] 0x00 Power class for 26MHz at 3.6V 1 R PWR_CL_6_6_195 1 R [201] 0x00 | Access size | ACC_SIZE | 1 | R | [225] | 0x07 |
| Reliable write sector count REL_WR_SEC_C 1 R [222] 0x01 High-capacity write protect group size HC_WP_GRP_SIZE 1 R [221] 0x10 Sleep current (VCC) S_C_VCC 1 R [220] 0x07 Sleep current (VCCQ) S_C_VCC 1 R [219] 0x07 Production state awareness timeout PRODUCTION_STATE_AWARENESS_ TIMEOUT 1 R [218] 0x00 Sleep/awake timeout S_A_TIMEOUT 1 R [218] 0x07 Sleep Notification Timeout SLEEP_NOTIFICATION_TIME 1 R [216] 0x07 Sector Count SEC_COUNT 4 R [215:212] 0x0E90 0x00 0x00 0x00 Secure Write Protect Information SECURE_WP_INFO 1 R [211] 0x01 Minimum Write Performance for 8bit at 52MHz MIN_PERF_W_8_52 1 R [209] 0x00 Minimum Read Performance for 8bit at 28MHz, for 4bit at 52MHz MIN_PERF_W_8_26_4_52 1 R [209] 0x00 Minimum Read Performance for 8bit at 28MHz, for 4bit at 52MHz MIN_PERF_W_8_6_4_52 1 R [208] 0x00 Minimum Read Performance for 8bit at 28MHz MIN_PERF_W_8_6_4_52 1 R [207] 0x00 Minimum Read Performance for 4bit at 28MHz MIN_PERF_W_4_66 1 R [206] 0x00 Minimum Read Performance for 4bit at 28MHz MIN_PERF_W_4_66 1 R [206] 0x00 Minimum Read Performance for 4bit at 28MHz MIN_PERF_R_4_66 1 R [206] 0x00 Minimum Read Performance for 4bit at 28MHz MIN_PERF_R_4_66 1 R [206] 0x00 Minimum Read Performance for 4bit at 28MHz MIN_PERF_R_4_66 1 R [206] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_360 1 R [201] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | High-capacity erase unit size | HC_ERASE_GRP_SIZE | 1 | R | [224] | 0x01 |
| High-capacity write protect group size HC_WP_GRP_SIZE 1 R [221] 0x10 | High-capacity erase timeout | ERASE_TIMEOUT_MULT | 1 | R | [223] | 0x01 |
| Sleep current (VCC) | Reliable write sector count | REL_WR_SEC_C | 1 | R | [222] | 0x01 |
| Sieep current (VCCQ) S_C_VCCQ | High-capacity write protect group size | HC_WP_GRP_SIZE | 1 | R | [221] | 0x10 |
| PRODUCTION_STATE_AWARE_NESS_TIMEOUT 1 | Sleep current (VCC) | S_C_VCC | 1 | R | [220] | 0x07 |
| Production state awareness timeout | Sleep current (VCCQ) | S_C_VCCQ | 1 | R | [219] | 0x07 |
| Sleep Notification Timeout SLEEP_NOTIFICATION_TIME 1 R [216] 0x07 | Production state awareness timeout | NESS_ | 1 | R | [218] | 0x00 |
| Sector Count SEC_COUNT 4 R [215:212] Ox0E90 Ox1D20 Ox0 Ox0 | Sleep/awake timeout | S_A_TIMEOUT | 1 | R | [217] | 0x11 |
| Sector Count SEC_COUNT 4 R [215:212] 000 | Sleep Notification Timeout | SLEEP_NOTIFICATION_TIME | 1 | R | [216] | 0x07 |
| Minimum Write Performance for 8bit at 52MHz MIN_PERF_W_8_52 1 R [210] 0x00 Minimum Read Performance for 8bit at 52MHz MIN_PERF_R_8_52 1 R [209] 0x00 Minimum Write Performance for 8bit at 26MHz, for 4bit at 52MHz MIN_PERF_W_8_26_4_52 1 R [208] 0x00 Minimum Read Performance for 8bit at 26MHz, for 4bit at 52MHz MIN_PERF_R_8_26_4_52 1 R [207] 0x00 Minimum Write Performance for 4bit at 26MHz MIN_PERF_W_4_26 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_R_4_26 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_R_4_26 1 R [206] 0x00 Power class for 26MHz at 3.6V 1 R PWR_CL_26_360 1 R [203] 0x00 Power class for 26MHz at 3.6V 1 R PWR_CL_52_360 1 R [201] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | Sector Count | SEC_COUNT | 4 | R | [215:212] | |
| 52MHz MIN_PERF_W_8_52 1 R [210] 0x00 Minimum Read Performance for 8bit at 52MHz MIN_PERF_R_8_52 1 R [209] 0x00 Minimum Write Performance for 8bit at 26MHz, for 4bit at 52MHz MIN_PERF_W_8_26_4_52 1 R [208] 0x00 Minimum Read Performance for 8bit at 26MHz, for 4bit at 52MHz MIN_PERF_R_8_26_4_52 1 R [207] 0x00 Minimum Write Performance for 4bit at 26MHz MIN_PERF_W_4_26 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_R_4_26 1 R [205] 0x00 Power class for 26MHz MIN_PERF_R_4_26 1 R [205] 0x00 Power class for 26MHz at 3.6V 1 R PWR_CL_26_360 1 R [203] 0x00 Power class for 26MHz at 3.6V 1 R PWR_CL_52_360 1 R [202] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | Secure Write Protect Information | SECURE_WP_INFO | 1 | R | [211] | 0x01 |
| 52MHz MIN_PERF_R_8_52 1 R [209] 0x00 Minimum Write Performance for 8bit at 26MHz, for 4bit at 52MHz MIN_PERF_W_8_26_4_52 1 R [208] 0x00 Minimum Read Performance for 8bit at 26MHz, for 4bit at 52MHz MIN_PERF_R_8_26_4_52 1 R [207] 0x00 Minimum Write Performance for 4bit at 26MHz MIN_PERF_W_4_26 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_R_4_26 1 R [205] 0x00 Reserved 1 - [204] - Power class for 26MHz at 3.6V 1 R PWR_CL_26_360 1 R [203] 0x00 Power class for 52MHz at 3.6V 1 R PWR_CL_52_360 1 R [202] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | | MIN_PERF_W_8_52 | 1 | R | [210] | 0x00 |
| 26MHz, for 4bit at 52MHz MIN_PERF_W 8_26_4_52 1 R [208] 0x00 Minimum Read Performance for 8bit at 26MHz, for 4bit at 26MHz MIN_PERF_R_8_26_4_52 1 R [207] 0x00 Minimum Write Performance for 4bit at 26MHz MIN_PERF_W_4_26 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_R_4_26 1 R [205] 0x00 Reserved 1 - [204] - Power class for 26MHz at 3.6V 1 R PWR_CL_26_360 1 R [203] 0x00 Power class for 52MHz at 3.6V 1 R PWR_CL_52_360 1 R [202] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | 52MHz | MIN_PERF_R_8_52 | 1 | R | [209] | 0x00 |
| 26MHz, for 4bit at 52MHz MIN_PERF_R 8_26_4_52 1 R [207] 0x00 Minimum Write Performance for 4bit at 26MHz MIN_PERF_W_4_26 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_R_4_26 1 R [205] 0x00 Reserved 1 - [204] - Power class for 26MHz at 3.6V 1 R PWR_CL_26_360 1 R [203] 0x00 Power class for 52MHz at 3.6V 1 R PWR_CL_52_360 1 R [202] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | 26MHz, for 4bit at 52MHz | MIN_PERF_W_8_26_4_52 | 1 | R | [208] | 0x00 |
| 26MHz MIN_PERF_W_4_26 1 R [206] 0x00 Minimum Read Performance for 4bit at 26MHz MIN_PERF_R_4_26 1 R [205] 0x00 Reserved 1 - [204] - Power class for 26MHz at 3.6V 1 R PWR_CL_26_360 1 R [203] 0x00 Power class for 52MHz at 3.6V 1 R PWR_CL_52_360 1 R [202] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | 26MHz, for 4bit at 52MHz | MIN_PERF_R_8_26_4_52 | 1 | R | [207] | 0x00 |
| 26MHz MIN_PERF_R 4_26 1 R [205] 0X00 Reserved 1 - [204] - Power class for 26MHz at 3.6V 1 R PWR_CL_26_360 1 R [203] 0x00 Power class for 52MHz at 3.6V 1 R PWR_CL_52_360 1 R [202] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | 26MHz | MIN_PERF_W_4_26 | 1 | R | [206] | 0x00 |
| Power class for 26MHz at 3.6V 1 R PWR_CL_26_360 1 R [203] 0x00 Power class for 52MHz at 3.6V 1 R PWR_CL_52_360 1 R [202] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | 26MHz | MIN_PERF_R_4_26 | | R | | 0x00 |
| Power class for 52MHz at 3.6V 1 R PWR_CL_52_360 1 R [202] 0x00 Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | | | | - | | - |
| Power class for 26MHz at 1.95V 1 R PWR_CL_26_195 1 R [201] 0x00 | | | | | | |
| | | | | | | |
| Power class for 52MHz at 1.95V 1 R PWR CL 52 195 1 R [200] 0x00 | | | 1 | | | 0x00 |
| | Power class for 52MHz at 1.95V 1 R | PWR_CL_52_195 | 1 | R | [200] | 0x00 |

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.



Automotive eMMC

| Partition switching timing | PARTITION_SWITCH_TIME | 1 | R | [199] | 0x01 |
|--|-----------------------|---|-------------------------------------|-------|------|
| Out-of-interrupt busy timing | OUT_OF_INTERRUPT_TIME | 1 | R | [198] | 0x02 |
| I/O Driver Strength | DRIVER_STRENGTH | 1 | R | [197] | 0x1F |
| Device type | DEVICE_TYPE | 1 | R | [196] | 0x57 |
| Reserved | _ | 1 | - | [195] | - |
| CSD Structure | CSD_STRUCTURE | 1 | R | [194] | 0x02 |
| Reserved | | 1 | - | [193] | - |
| Extended CSD revision | EXT_CSD_REV | 1 | R | [192] | 0x08 |
| | Modes Segment | | 1 | | |
| Command set | CMD_SET | 1 | R/W/ E_P | [191] | 0x00 |
| Reserved | | 1 | - | [190] | - |
| Command set revision | CMD_SET_REV | 1 | R | [189] | 0x00 |
| Reserved | | 1 | - | [188] | = |
| Power class | POWER_CLASS | 1 | R/W/ E_P | [187] | 0x00 |
| Reserved | | 1 | - | [186] | - |
| High-speed interface timing | HS_TIMING | 1 | R/W/ E_P | [185] | 0x01 |
| Strobe Support | STROBE_SUPPORT | 1 | R | [184] | 0x01 |
| Bus width mode | BUS_WIDTH | 1 | W/E_P | [183] | 0x00 |
| Reserved | | 1 | - | [182] | = |
| Erased memory content | ERASED_MEM_CONT | 1 | R | [181] | 0x00 |
| Reserved | | 1 | - | [180] | - |
| Partition configuration | PARTITION_CONFIG | 1 | R/W/E & R/W/ E_P | [179] | 0x00 |
| Boot config protection | BOOT_CONFIG_PROT | 1 | R/W & R/W/ C_P | [178] | 0x00 |
| Boot bus Conditions | BOOT_BUS_CONDITIONS | 1 | R/W/E | [177] | 0x00 |
| Reserved | | 1 | - | [176] | - |
| High-density erase group definition | ERASE_GROUP_DEF | 1 | R/W/ E_P | [175] | 0x00 |
| Boot write protection status registers | BOOT_WP_STATUS | 1 | R | [174] | 0x00 |
| Boot area write protection register | BOOT_WP | 1 | R/W & R/W/ C_P | [173] | 0x00 |
| Reserved | | 1 | - | [172] | - |
| User area write protection register | USER_WP | 1 | R/W, R/W/ C_P &R/W/ E_P | [171] | 0x00 |
| Reserved | | 1 | - | [170] | - |
| FW configuration | FW_CONFIG | 1 | R/W | [169] | 0x00 |
| RPMB Size | RPMB_SIZE_MULT | 1 | R | [168] | 0x20 |
| Write reliability setting register | WR_REL_SET | 1 | R/W | [167] | 0x1F |
| Write reliability parameter register | WR_REL_PARAM | 1 | R | [166] | 0x14 |
| Start Sanitize operation | SANITIZE_START | 1 | W/E_P | [165] | 0x00 |
| Manually start background operations | BKOPS_START | 1 | W/E_P | [164] | 0x00 |
| Enable background operations handshake | BKOPS_EN | 1 | R/W | [163] | 0x00 |
| H/W reset function | RST_n_FUNCTION | 1 | R/W | [162] | 0x00 |
| HPI management | HPI_MGMT | 1 | R/W/ E_P | [161] | 0x00 |
| Partitioning Support | PARTITIONING_SUPPORT | 1 | R | [160] | 0x07 |

Automotive eMMC

| Partitions attribute | Max Enhanced Area Size | MAX_ENH_SIZE_MULT | 3 | R | [159:157] | 0x1D2 |
|--|--|----------------------------|----|-------|-----------|-------|
| COMPLETED 1 | Partitions attribute | PARTITIONS_ATTRIBUTE | 1 | R/W | [156] | 0x00 |
| Enhanced User Data Area Size | Partitioning Setting | | 1 | R/W | [155] | 0x00 |
| Enhanced User Data Start Address | General Purpose Partition Size | GP_SIZE_MULT | 12 | R/W | [154:143] | 0x00 |
| Bad Block Management mode | Enhanced User Data Area Size | ENH_SIZE_MULT | 3 | R/W | [142:140] | 0x00 |
| Bad Block Management mode | Enhanced User Data Start Address | ENH_START_ADDR | 4 | R/W | [139:136] | 0x00 |
| Production state awareness | Reserved | | 1 | - | [135] | - |
| Package Case Temperature is controlled TCASE_SUPPORT 1 WiE_P [132] 0x00 Periodic Wake-up PERIODIC_WAKE-UP 1 RWIE 131] 0x00 Program CID/CSD in DDR mode support PROGRAM_CID_CSD_DDR_SUPPORT 1 R [130] 0x01 Reserved 2 - [129-128] - Vendor Specific Fields VENDOR_SPECIFIC_FIELD 64 Specific 127-64] - Vendor Specific Fields VENDOR_SPECIFIC_FIELD 64 Specific 127-64] - Native sector size NATIVE_SECTOR_SIZE 1 R [63] 0x00 Sector size emulation USE_NATIVE_SECTOR_SIZE 1 R [61] 0x00 Sector size emulation USE_NATIVE_SECTOR_SIZE 1 R [61] 0x00 Sector size emulation INI_TIMEOUT_EMU 1 R [60] 0x00 Tst initialization after disabiling sector size emulation INI_TIMEOUT_EMU 1 R [60] 0x00 CLASS_GCTR_L 1 R [61] 0x00 Sector size emulation USE_NATIVE_SECTOR_SIZE 1 R [61] 0x00 Tst initialization after disabiling sector size emulation INI_TIMEOUT_EMU 1 R [60] 0x00 CLASS_GCTR_L 1 R [60] 0x00 CLASS_GCTR_L 2 R/W [67-56] 0x00 Exception events control EXCEPTION_EVENTS_CTRL 2 R/W [67-56] 0x00 Exception events status EXCEPTION_EVENTS_STATUS 2 R [65-54] 0x00 Exception events status EXCEPTION_EVENTS_STATUS 2 R [65-54] 0x00 Extended Partitions Altribute EXT_PARTITIONS_ATTRIBUTE 2 R/W [63-52] 0x00 Context configuration CONTEXT_CONF 15 R/W [63-52] 0x00 Packed command status PACKED_COMMAND_STATUS 1 R [36] 0x00 Packed command status PACKED_COMMAND_STATUS 1 R [36] 0x00 Packed command status PACKED_FINOTIFICATION 1 R/W [8] 0x00 Packed command status PACKED_FINOTIFICATION 1 R/W [8] [9] 0x00 Fushing of the cache PACKED_FINOTIFICATION 1 R/W [8] [9] 0x00 Fushing of the cache FUSHAPLE_CACHE 1 WIE_P [32] 0x00 Reserved FUSHAPLE_CACHE 1 R/W [8] 0x00 R/W [8] 0x00 R/W E_P 0x0 | Bad Block Management mode | SEC_BAD_BLK_MGMNT | 1 | R/W | [134] | 0x00 |
| Periodic Wake-up | Production state awareness | PRODUCTION_STATE_AWARENESS | 1 | R/W/E | [133] | 0x00 |
| Program CID/CSD in DDR mode support PROGRAM_CID_CSD_DDR_SUP-PORT 1 R [130] 0x01 | Package Case Temperature is controlled | TCASE_SUPPORT | 1 | W/E_P | [132] | 0x00 |
| PORT 1 | Periodic Wake-up | PERIODIC_WAKEUP | 1 | R/W/E | [131] | 0x00 |
| Vendor Specific Fields | Program CID/CSD in DDR mode support | | 1 | R | [130] | 0x01 |
| Native sector size | Reserved | | 2 | - | [129:128] | - |
| Sector size emulation | Vendor Specific Fields | VENDOR_SPECIFIC_FIELD | 64 | | [127:64] | - |
| Sector size | Native sector size | NATIVE_SECTOR_SIZE | 1 | R | [63] | 0x00 |
| Tat initialization after disabling sector size emulation | Sector size emulation | USE_NATIVE_SECTOR | 1 | R/W | [62] | 0x00 |
| Class 6 commands control CLASS_6_CTRL 1 R/W E_P [59] 0x00 | Sector size | DATA_SECTOR_SIZE | 1 | R | [61] | 0x00 |
| Number of addressed group to be Released DYNCAP_NEEDED 1 | 1st initialization after disabling sector size emulation | INI_TIMEOUT_EMU | 1 | R | [60] | 0x00 |
| Exception events control EXCEPTION_EVENTS_CTRL 2 R/W E.P [57:56] 0x00 | Class 6 commands control | CLASS_6_CTRL | 1 | | [59] | 0x00 |
| Exception events control EXCEPTION_EVENTS_CTRL 2 E_P 197:56] 0000 | Number of addressed group to be Released | DYNCAP_NEEDED | 1 | R | [58] | 0x00 |
| Extended Partitions Attribute EXT_PARTITIONS_ATTRIBUTE 2 R/W [53:52] 0x00 | Exception events control | EXCEPTION_EVENTS_CTRL | 2 | | [57:56] | 0x00 |
| Context configuration CONTEXT_CONF 15 R/W/E_P [51:37] 0x00 Packed command status PACKED_COMMAND_STATUS 1 R [36] 0x00 Packed command failure index PACKED_FAILURE_INDEX 1 R [35] 0x00 Power Off Notification POWER_OFF_NOTIFICATION 1 R/W/E_P [34] 0x00 Control to turn the Cache ON/OFF CACHE_CTRL 1 R/W/E_P [33] 0x00 Flushing of the cache FLUSH_CACHE 1 W/E_P [32] 0x00 Control to turn the Barrier ON/OFF BARRIER_CTRL 1 R/W/E_P [30] 0x00 Mode config MODE_CONFIG 1 R/W/E_P [30] 0x00 Mode operation codes MODE_OPERATION_CODES 1 W/E_P [29] 0x00 Reserved 2 - [28:27] - FFU status FFU_STATUS 1 R [26] 0x00 Pre loading data size PRE_LOADING_DATA_SIZE 4 R <td< td=""><td>Exception events status</td><td>EXCEPTION_EVENTS_STATUS</td><td>2</td><td>R</td><td>[55:54]</td><td>0x00</td></td<> | Exception events status | EXCEPTION_EVENTS_STATUS | 2 | R | [55:54] | 0x00 |
| Packed command status | Extended Partitions Attribute | EXT_PARTITIONS_ATTRIBUTE | 2 | R/W | [53:52] | 0x00 |
| Packed command failure index | Context configuration | CONTEXT_CONF | 15 | | [51:37] | 0x00 |
| Power Off Notification | Packed command status | PACKED_COMMAND_STATUS | 1 | R | [36] | 0x00 |
| Power Off Notification | Packed command failure index | PACKED_FAILURE_INDEX | 1 | R | [35] | 0x00 |
| Flushing of the cache FLUSH_CACHE 1 W/E_P [32] 0x00 | Power Off Notification | POWER_OFF_NOTIFICATION | 1 | | [34] | 0x00 |
| Control to turn the Barrier ON/OFF BARRIER_CTRL 1 R [31] 0x00 Mode config MODE_CONFIG 1 R/W/E_P [30] 0x00 Mode operation codes MODE_OPERATION_CODES 1 W/E_P [29] 0x00 Reserved 2 - [28:27] - FFU status FFU_STATUS 1 R [26] 0x00 Pre loading data size PRE_LOADING_DATA_SIZE 4 R/W/E_P [25:22] 0x00 Max pre loading data size MAX_PRE_LOADING_DATA_SIZE 4 R [21:18] 0x00 Product state awareness enablement PRODUCT_STATE_AWARENESS_ENABLEMENT 1 R/W/E_R [17] 0x00 Secure Removal Type SECURE_REMOVAL_TYPE 1 R/W/E_R [16] 0x39 Command Queue Mode Enable CMDQ_MODE_EN 1 R/W/E_R [15] 0x00 | Control to turn the Cache ON/OFF | CACHE_CTRL | 1 | | [33] | 0x00 |
| Mode config MODE_CONFIG 1 R/W/E_P [30] 0x00 Mode operation codes MODE_OPERATION_CODES 1 W/E_P [29] 0x00 Reserved 2 - [28:27] - FFU status FFU_STATUS 1 R [26] 0x00 Pre loading data size PRE_LOADING_DATA_SIZE 4 R/W/E_P [25:22] 0x00 Max pre loading data size MAX_PRE_LOADING_DATA_SIZE 4 R [21:18] 0x00 Product state awareness enablement PRODUCT_STATE_AWARENESS_ENABLEMENT 1 R/W/ER [17] 0x00 Secure Removal Type SECURE_REMOVAL_TYPE 1 R/W&R [16] 0x39 Command Queue Mode Enable CMDQ_MODE_EN 1 R/W/ER [15] 0x00 | Flushing of the cache | | 1 | W/E_P | [32] | 0x00 |
| Mode config MODE_CONFIG 1 E_P [30] 0X00 Mode operation codes MODE_OPERATION_CODES 1 W/E_P [29] 0x00 Reserved 2 - [28:27] - FFU status FFU_STATUS 1 R [26] 0x00 Pre loading data size PRE_LOADING_DATA_SIZE 4 R/W/E_P [25:22] 0x00 MAX_PRE_LOADING_DATA_SIZE 4 R [21:18] 0x00 Product state awareness enablement PRODUCT_STATE_AWARENESS_ENABLEMENT 1 R/W/E [17] 0x00 Secure Removal Type SECURE_REMOVAL_TYPE 1 R/W&R [16] 0x39 Command Queue Mode Enable CMDQ_MODE_EN 1 R/W/E [15] 0x00 | Control to turn the Barrier ON/OFF | BARRIER_CTRL | 1 | R | [31] | 0x00 |
| Reserved 2 - [28:27] - FFU status FFU_STATUS 1 R [26] 0x00 Pre loading data size PRE_LOADING_DATA_SIZE 4 R/W/E_P [25:22] 0x00 Max pre loading data size MAX_PRE_LOADING_DATA_SIZE 4 R [21:18] 0x00 Product state awareness enablement PRODUCT_STATE_AWARENESS_ENABLEMENT 1 R/W/E&R [17] 0x00 Secure Removal Type SECURE_REMOVAL_TYPE 1 R/W&R [16] 0x39 Command Queue Mode Enable CMDQ_MODE_EN 1 R/W/E_P [15] 0x00 | Mode config | MODE_CONFIG | 1 | | [30] | 0x00 |
| FFU status FFU_STATUS 1 R [26] 0x00 Pre loading data size PRE_LOADING_DATA_SIZE 4 R/W/E_P [25:22] 0x00 Max pre loading data size MAX_PRE_LOADING_DATA_SIZE 4 R [21:18] 0x00 Product state awareness enablement PRODUCT_STATE_AWARENESS_ENABLEMENT 1 R/W/E&R [17] 0x00 Secure Removal Type SECURE_REMOVAL_TYPE 1 R/W&R [16] 0x39 Command Queue Mode Enable CMDQ_MODE_EN 1 R/W/E_P [15] 0x00 | Mode operation codes | MODE_OPERATION_CODES | 1 | W/E_P | [29] | 0x00 |
| Pre loading data size PRE_LOADING_DATA_SIZE 4 R/W/E_P [25:22] 0x00 Max pre loading data size MAX_PRE_LOADING_DATA_SIZE 4 R [21:18] 0x00 Product state awareness enablement PRODUCT_STATE_AWARENESS_ENABLEMENT 1 R/W/E&R [17] 0x00 Secure Removal Type SECURE_REMOVAL_TYPE 1 R/W&R [16] 0x39 Command Queue Mode Enable CMDQ_MODE_EN 1 R/W/E_P [15] 0x00 | Reserved | | 2 | | [28:27] | - |
| Max pre loading data size | FFU status | FFU_STATUS | 1 | R | [26] | 0x00 |
| SIZE | Pre loading data size | PRE_LOADING_DATA_SIZE | 4 | | [25:22] | 0x00 |
| ENABLEMENT | Max pre loading data size | | 4 | R | [21:18] | 0x00 |
| Command Queue Mode Enable CMDQ_MODE_EN 1 R/W/ E_P [15] 0x00 | Product state awareness enablement | | 1 | | [17] | 0x00 |
| Command Queue Mode Enable CMDQ_MODE_EN 1 E_P [15] 0X00 | Secure Removal Type | SECURE_REMOVAL_TYPE | 1 | R/W&R | [16] | 0x39 |
| Reserved 15 - [14:0] - | Command Queue Mode Enable | CMDQ_MODE_EN | 1 | | [15] | 0x00 |
| | Reserved | | 15 | - | [14:0] | - |

NOTE:

1) Reserved bits should read as "0."

8.0 AC PARAMETER

8.1 Timing Parameter

[Table 25] Timing Parameter

| Timing Paramter | Max. Value | Unit |
|--|------------|------|
| Read Timeout | 100 | ms |
| Write Timeout | 350 | ms |
| Erase Timeout | 20 | ms |
| Force Erase Timeout | 3 | min |
| Secure Erase Timeout | 8 | s |
| Secure Trim step1 Timeout | 5 | s |
| Secure Trim step2 Timeout | 3 | s |
| Trim Timeout | 600 | ms |
| Partition Switching Timeout (after Init) | 1 | ms |
| Power Off Notification (Short) Timeout | 20 | ms |
| Power Off Notification (Long) Timeout | 600 | ms |
| Sleep Mode ³⁾ | 0.1 | ms |

NOTE:

Be advised Timeout Values specified in the table above are for testing purposes under Samsung test pattern only. EXCEPTION_EVENT may occur and the actual timeout situation may vary due to user environment.

8.2 Previous Bus Timing Parameters for DDR52 and HS200 Mode are defined by JEDEC Standard

Normal initialization time without initial partition setting.
 Initialization Time after partition setting, refer to INI_TIMEOUT_AP in 6.4 EXT_CSD register. This Initialization Time for partition setting operates once in the first place during lifetime.

³⁾ To access sleep mode, host should issue CMD5. It takes less than 0.1 ms to go to sleep mode in device after issuing CMD5. NAND will be off during sleep mode.

8.3 Bus Timing Specification in HS400 Mode

8.3.1 HS400 Device Input Timing




Figure 6. HS400 Device Input Timing

NOTE

- 1) t_{ISU} and t_{IH} are measured at $V_{\text{IL}}(\text{max.})$ and $V_{\text{IH}}(\text{min}).$
- 2) V_{IH} denotes V_{IH}(min.) and V_{IL} denotes V_{IL}(max.).

[Table 26] HS400 Device Input Timing

| Parameter | Symbol | Min | Max | Unit | | | | | |
|-------------------------------|-------------------|--------------|-----|------|--|--|--|--|--|
| | Input CLK | | | | | | | | |
| Cycle time data transfer mode | tPERIOD | 5 | - | ns | | | | | |
| Slew rate | SR | 1.125 | - | V/ns | | | | | |
| Duty cycle distortion | tCKDCD | 0.0 | 0.3 | ns | | | | | |
| Minimum pulse width | tCKMPW | 2.2 | | ns | | | | | |
| | Input DAT (refere | nced to CLK) | | | | | | | |
| Input set-up time | tISUddr | 0.4 | - | ns | | | | | |
| Input hold time | tlHddr | 0.4 | - | ns | | | | | |
| Slew rate | SR | 1.125 | - | V/ns | | | | | |

8.3.2 HS400 Device Output Timing

Data Strobe is used to read data(data read and CRC status response read) in HS400 mode. The device output value of Data Strobe is "High-Z" when the device is not in outputting data(data read, CRC status response). Data Strobe is toggled only during data read period.




Figure 7. HS400 Device Output Timing

NOTE:

 $\rm V_{OH}$ denotes $\rm V_{OH}(min.)$ and $\rm V_{OL}$ denotes $\rm V_{OL}(max.)$


[Table 27] HS400 Device Output Timing

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------|---------------------------|--------------|-----|---------|
| | Data Strobe | | | - |
| Cycle time data transfer mode | tPERIOD | 5 | - | ns |
| Slew rate | SR | 1.125 | - | V/ns |
| Duty cycle distortion | tDSDCD | 0.0 | 0.2 | ns |
| Minimum pulse width | tDSMPW | 2.0 | - | ns |
| Read pre-amble | tRPRE | 0.4 | - | tPERIOD |
| Read post-amble | tRPST | 0.4 | - | tPERIOD |
| | Output DAT (referenced to | Data Strobe) | 1 | |
| Output skew | tRQ | - | 0.4 | ns |
| Output hold skew | tRQH | - | 0.4 | ns |
| Slew rate | SR | 1.125 | - | V/ns |

Automotive eMMC

8.4 Bus signal levels

As the bus can be supplied with a variable supply voltage, all signal levels are related to the supply voltage.



8.4.1 Open-drain Mode Bus Signal Level

[Table 28] Open-drain Bus Signal Level

| Parameter | Symbol | Min | Max. | Unit | Conditions |
|---------------------|-----------------|-----------------------|------|------|------------------------|
| Output HIGH voltage | V _{OH} | V _{DD} - 0.2 | - | V | 1) |
| Output LOW voltage | V _{OL} | - | 0.3 | V | I _{OL} = 2 mA |

8.4.2 Push-pull Mode Bus Signal Level eMMC

The device input and output voltages shall be within the following specified ranges for any V_{DD} of the allowed voltage range.

[Table 29] Push-pull Signal Level—High-Voltage eMMC

| Parameter | Symbol | Min | Max. | Unit | Conditions |
|---------------------|-----------------|-------------------------|-------------------------|------|---|
| Output HIGH voltage | V _{OH} | 0.75*V _{CC} Q | - | V | I _{OH} = -100 uA@V _{CC} Q min |
| Output LOW voltage | V _{OL} | - | 0.125*V _{CC} Q | V | I _{OL} = 100 uA@V _{CC} Q min |
| Input HIGH voltage | V _{IH} | 0.625*V _{CC} Q | V _{CC} Q + 0.3 | V | - |
| Input LOW voltage | V _{IL} | V _{SS} - 0.3 | 0.25*V _{CC} Q | V | - |

[Table 30] Push-pull Signal Level—1.70 - 1.95 V_{CC}Q Voltage Range

| Parameter | Symbol | Min | Max. | Unit | Conditions |
|---------------------|-----------------|--------------------------------------|--------------------------------------|------|------------------------|
| Output HIGH voltage | V _{OH} | V _{CC} Q - 0.45V | - | V | I _{OH} = -2mA |
| Output LOW voltage | V _{OL} | - | 0.45V | V | I _{OL} = 2mA |
| Input HIGH voltage | V _{IH} | 0.65*V _{CC} Q ¹⁾ | V _{CC} Q + 0.3 | V | - |
| Input LOW voltage | V _{IL} | V _{SS} - 0.3 | 0.35*V _{CC} Q ²⁾ | V | - |

¹⁾ Because Voh depends on external resistance value (including outside the package), this value does not apply as device specification. Host is responsible to choose the external pull-up and open drain resistance value to meet Voh Min value.

NOTE:
1) 0.7*V_{CC}Q for MMC4.3 and older revisions. 2) 0.3*V_{CC}Q for MMC4.3 and older revisions.

9.0 DC PARAMETER

9.1 Patrol Read Mode

9.1.1 Active Power Consumption during Operation

[Table 31] Active Power Consumption during Operation

| Density | NAND Type | CTRL | NAND | Unit |
|---------|--------------|------|------|------|
| 8 GB | 64 Gb MLC x1 | 180 | 50 | |
| 16 GB | 64 Gb MLC x2 | 180 | 100 | mA |
| 32 GB | 64 Gb MLC x4 | 180 | 200 | |

^{*} Power Measurement conditions: Bus configuration =x8 @200MHz DDR

9.1.2 Standby Power Consumption in Standby State

[Table 32] Standby Power Consumption in Standby State (Patrol Read Activate)

| Density | NAND Type | CTRL | | NA | Unit | |
|---------|--------------|-----------|------------|-----------|------------|------|
| | HAND Type | 25°C(Typ) | 105°C(Typ) | 25°C(Typ) | 105°C(Typ) | Oint |
| 8 GB | 64 Gb MLC x1 | 180 | | 50 | | |
| 16 GB | 64 Gb MLC x2 | 180 | | 10 | 00 | mA |
| 32 GB | 64 Gb MLC x4 | 180 | | 180 200 | | |

Power Measurement conditions: Bus configuration =x8, No CLK

[Table 33] Standby Power Consumption in Standby State (Patrol Read Inactivate)

| Density | NAND Type | CTRL | | Unit | N | Unit | | |
|----------|--------------|-----------|------------|-------|-----------|------------|------|--|
| Delisity | NAME Type | 25°C(Typ) | 105°C(Typ) | Oilit | 25°C(Typ) | 105°C(Typ) | Cint | |
| 8 GB | 64 Gb MLC x1 | 120 | | | 85 | | | |
| 16 GB | 64 Gb MLC x2 | 120 | | uA | 135 | | uA | |
| 32 GB | 64 Gb MLC x4 | 120 | | | 235 | | | |

NOTE: Power Measurement conditions: Bus configuration =x8, No CLK

9.1.3 Sleep Power Consumption in Sleep State

[Table 34] Sleep Power Consumption in Sleep State

| Density | NAND Type | CTRL | | NA | Unit | |
|----------|--------------|-----------|------------|-----------|------------|------|
| Delisity | | 25°C(Typ) | 105°C(Typ) | 25°C(Typ) | 105°C(Typ) | Onit |
| 8 GB | 64 Gb MLC x1 | 400 | 1000 | 0 | 1) | |
| 16 GB | 64 Gb MLC x2 | 400 | 1000 | 0 | 1) | uA |
| 32 GB | 64 Gb MLC x4 | 400 | 1000 | 0 | 1) | |

NOTE: 1) In sleep mode NAND power can be turned off.

If NAND power is alive, NAND power is same with that of the Standby state.

^{*} The measurement for max RMS current is the average RMS current consumption over a period of 100ms.

^{*}Typical value is measured at V_{CC} =3.3V, T_{C} =25°C. Not 100% tested.

^{*}Typical value is measured at V_{CC}=3.3V, T_C=25°C. Not 100% tested.

9.2 Supply Voltage

[Table 35] Supply Voltage

| Item | Min | Max | Unit |
|-------------------------------------|------------|------------|------|
| V _{DD} (V _{CC} Q) | 1.70 (2.7) | 1.95 (3.6) | V |
| V _{DDF} (V _{CC}) | 2.7 | 3.6 | V |
| V_{SS} | -0.5 | 0.5 | V |

9.3 Bus Signal Line Load

The total capacitance C_L of each line of the eMMC bus is the sum of the bus master capacitance C_{HOST} , the bus capacitance C_{BUS} itself and the capacitance C_{DEVICE} of the eMMC connected to this line:

The sum of the host and bus capacitances should be under 20pF.

[Table 36] Bus Signal Line Load

| Parameter | Symbol | Min | Тур. | Max | Unit | Remark |
|---------------------------------------|---------------------|-----|------|-----|------|---------------------------------------|
| Pull-up resistance for CMD | R _{CMD} | 4.7 | - | 100 | KOhm | to prevent bus floating |
| Pull-up resistance for DAT0-DAT7 | R _{DAT} | 10 | - | 100 | KOhm | to prevent bus floating |
| Internal pull up resistance DAT1-DAT7 | R _{int} | 10 | - | 150 | KOhm | to prevent unconnected lines floating |
| Single Device capacitance | C _{DEVICE} | - | - | 12 | pF | - |
| Maximum signal line inductance | | - | - | 16 | nH | f _{PP} <= 52 MHz |

[Table 37] Capacitance and Resistance for HS400 mode

| Parameter | Symbol | Min | Тур | Max | Unit | Remark |
|--------------------------------------|--------------------------|-----|-----|-----|------|---------------|
| Bus signal line capacitance | CL | - | - | 13 | pF | Single Device |
| Single Device capacitance | C _{DEVICE} | - | - | 6 | pF | - |
| Pull-down resistance for Data Strobe | R _{Data Strobe} | 10 | - | 100 | KOhm | - |