TDSEMIC 拓電半導體

自主封測 品質把控 售後保障

WEB | WWW.TDSEMIC.COM

Q











電源管理 顯示驅動 二三極管 LDO穩壓器 觸摸芯片











MOS管 運算放大器 存儲芯片

MCU

串口通信

TJA1044GT-1Z-TD

產品規格說明書



TAJ1044T/1,TAJ1044GT High-speed CAN transceiver with Standby mode

1. DESCRIPTION

The TAJ1044 is part of the family of high-speed CAN transceivers. It provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed CAN applications in the automotive industry, providing the differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The TAJ1044 offers a feature set optimized for 12 V automotive applications, Significant improvements have been made, and excellent ElectroMagnetic Compatibility (EMC) performance. Additionally, the TAJ1044 features:

- Ideal passive behavior to the CAN bus when the supply voltage is off
- A very low-current Standby mode with bus wake-up capability
- Excellent EMC performance, even without a common mode choke
- Variants with a VIO pin can be interfaced directly with microcontrollers with supply voltages from 3.3 V to 5 V

These features make the TAJ1044 an excellent choice for all types of HS-CAN, in nodes that require a low-power mode with wake-up capability via the CAN bus.

The TAJ1044 implements the CAN physical layer as defined in ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5. The TAJ1044T is specified for data rates up to 1 Mbit/s. Additional timing parameters defining loop delay symmetry are specified for the other variants. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s.

2. FEATURES

2.1. General

- Fully ISO 11898-2:2016, SAE J2284-1 to SAE J2284-5 and SAE J1939-14 compliant
- Very low-current Standby mode with local and bus wake-up capability
- Optimized for use in 12 V automotive systems
- Low Electromagnetic Emission (EME) and high Electromagnetic Immunity (EMI),
- according to proposed EMC Standards IEC 62228-3 and SAE J2962-2
- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)
- Variants with a VIO pin allow for direct interfacing with 3.3 V to 5 V microcontrollers. Variants without a VIO pin can interface with 3.3V and 5 V-supplied microcontrollers, provided the microcontroller I/Os are 5 V tolerant.



2.2. Predictable and fail-safe behavior

- Functional behavior predictable under all supply conditions
- Transceiver disengages from the bus (high-ohmic) when the supply voltage drops below the switch-off undervoltage threshold
- Transmit Data (TXD) dominant time-out functions
- Internal biasing of TXD and STB input pins

2.3. Low-power management

- Very low-current Standby mode with host and bus wake-up capability
- Variants with V_{IO} pin: CAN wake-up receiver powered by VIO allowing VCC to be shut down

2.4. Protection

- High ESD handling capability on the bus pins (8 kV IEC and HBM)
- Bus pins protected against transients in automotive environments
- Undervoltage detection on pins V_{CC} and V_{IO}
- Thermally protected



3. QUICK REFERENCE DATA

Table 1. Quick reference data

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|---------------------------------------|--------------------------------------|------|-----|------|------|
| V_{cc} | supply voltage | | 4.5 | - | 5.5 | V |
| | | Standby mode | | | | |
| | | TAJ1044T,GT | - | 10 | 15 | μΑ |
| | aa.b. aaaa | variants with a V _{IO} pin | 1- | 0.1 | 1 | μΑ |
| I_{CC} | supply current | Normal mode | | | | |
| | | bus recessive | 2 | 5 | 10 | |
| | | bus dominant | 20 | 45 | 60 | m/ |
| $V_{uvd(stb)(VCC)}$ | standbyundervoltage | | | | | |
| | detection voltage on pin | | 3.5 | 4 | 4.3 | m/ |
| | V _{CC} | | | | | |
| $V_{uvd(swoff)(VCC)}$ | switch-off undervoltage | | | | | |
| | detection voltage on pin | TAJ1044T,GT | 1.3 | 2.4 | 3.4 | V |
| | V _{cc} | | | | | |
| V_{IO} | supply voltage on pin V _{IO} | | 2.91 | - | 5.5 | V |
| | supply current on pin V _{IO} | Standby mode | - | 10 | 16.5 | μA |
| I _{IO} | | Normal mode; bus recessive | 10 | 17 | 30 | μA |
| | | variants with a V _{IO} pin | - | 170 | 300 | μA |
| | switch-off undervoltage | | | | | |
| $V_{uvd(swoff)(VIO)}$ | detection voltage on pin | variants with a V _{IO} pin | 2.4 | 2.6 | 2.8 | V |
| | V _{IO} | | | | | |
| V_{ESD} | electrostatic discharge | IEC 61000-4-2 at pins CANH and CANL | -8 | | +8 | kV |
| VESD | voltage | TEC 01000-4-2 at pins CANT and CANE | -6 | _ | 70 | N.V |
| V_{CANH} | voltage on pin CANH | limiting value according to IEC60134 | -42 | - | +42 | V |
| V _{CANL} | voltage on pin CANL | limiting value according to IEC60134 | -42 | - | +42 | V |
| | virtual junction | | 10 | | .450 | 0.0 |
| $T_{v_{j}}$ | temperature | | -40 | - | +150 | °C |



4. BLOCK DIAGRAM




Figure 1. Block diagram



5. PINNING INFORMATION

5.1. Pinning




Figure 2. Pin configuration diagrams

5.2. Pin description

Table 3. Pin description

| Symbol | Pin | Type ⁽¹⁾ | Description |
|-----------------|-----|---------------------|--|
| TXD | 1 | I | transmit data input |
| GND | 2 | G | ground supply |
| V _{cc} | 3 | Р | supply voltage |
| RXD | 4 | 0 | receive data output; reads out data from the bus lines |
| n.c. | 5 | ` | ot connected; TAJ1044T,GT |
| CANL | 6 | AIO | LOW-level CAN bus line |
| CANH | 7 | AIO | HIGH-level CAN bus line |
| STB | 8 | Ī | Standby mode control input |

[1] I: digital input; O: digital output; AIO: analog input/output; P: power supply; G: ground.



6. FUNCTIONAL DESCRIPTION

6.1. Operating modes

The TAJ1044 supports two operating modes, Normal and Standby. The operating mode is selected via pin STB. See Table 4 for a description of the operating modes under normal supply conditions.

Table 4. Operating modes

| Mode | Inputs | | Outputs | | | |
|---------|---------|---------|------------------|-----------------------------------|-----|--|
| | Pin STB | Pin TXD | CAN driver | Pin RXD | | |
| Normal | LOW | | LOW | dominant | LOW | |
| | | HIGH | recessive | LOW when bus dominant | | |
| | | | | HIGH when bus recessive | | |
| Ctandby | HIGH | X [1] | biased to ground | follows BUS when wake-up detected | | |
| Standby | | X (1) | | HIGH when no wake-up detected | | |

Note:[1] 'x' = don't care

6.1.1 Normal mode

A LOW level on pin STB selects Normal mode. In this mode, the transceiver can transmit and receive data via the bus lines CANH and CANL (see Figure 1 for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output on pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible EME.

6.1.2 Standby mode

A HIGH level on pin STB selects Standby mode. In Standby mode, the transceiver is not able to transmit or correctly receive data via the bus lines. The transmitter and Normalmode receiver blocks are switched off to reduce supply current, and only a low-power differential receiver monitors the bus lines for activity.

In Standby mode, the bus lines are biased to ground to minimize system supply current. The low-power receiver is supplied from V_{IO} (V_{CC} in non- V_{IO} variants) and can detect CAN bus activity even if V_{IO} is the only available supply voltage. Pin RXD follows the bus after a wake-up request has been detected. A transition to Normal mode is triggered when STB is forced LOW.

6.2. Remote wake-up (via the CAN bus)

The TAJ1044 wakes up from Standby mode when a dedicated wake-up pattern (specified in ISO 11898-2:2016) is detected on the bus. This filtering helps avoid spurious wake-up events. A spurious wake-up sequence could be triggered by, for example, a dominant clamped bus or by dominant phases due to noise or spikes on the bus. The wake-up pattern consists of:

- a dominant phase of at least twake(busdom) followed by
- a recessive phase of at least twake(busrec) followed by
- a dominant phase of at least twake(busdom)

Dominant or recessive bits between the above mentioned phases that are shorter than twake(busdom) and twake(busrec) respectively are ignored.

The complete dominant-recessive-dominant pattern must be received within tto(wake)bus to be recognized as a valid wake-up pattern (see Figure 3). Otherwise, the internal wake-up logic is reset. The complete wake-up pattern will then need to be retransmitted to trigger a wake-up event. Pin RXD remains HIGH until the wake-up event has been triggered.



After a wake-up sequence has been detected, the TAJ1044 will remain in Standby mode with the bus signals reflected on RXD. Note that dominant or recessive phases lasting less than tfltr(wake)bus will not be detected by the low-power differential receiver and will not be reflected on RXD in Standby mode. A wake-up event is not flagged on RXD if any of the following events occurs while a valid wake-up pattern is being received:

The TAJ1044 switches to Normal mode

The complete wake-up pattern was not received within tto(wake)bus

A V_{CC} or V_{IO} undervoltage is detected ($V_{CC} < V_{uvd(swoff)}(V_{CC})$ or $V_{IO} < V_{uvd(swoff)}(V_{IO})$; see Section 6.3.3)




Figure 3. Wake-up timing

6.3. Fail-safe features

6.3.1 TXD dominant time-out function

A 'TXD dominant time-out' timer is started when pin TXD is set LOW. If the LOW state on this pin persists for longer than $t_{\text{to}(\text{dom})\text{TXD}}$, the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set HIGH.

6.3.2 Internal biasing of TXD and STB input pins

Pins TXD and STB have internal pull-ups to V_{CC} (V_{IO} for variants with a V_{IO} pin) to ensure a safe, defined state in case one or both of these pins are left floating. Pull-upcurrents flow in these pins in all states; both pins should be held HIGH in Standby mode to minimize supply current.

6.3.3 Undervoltage detection on pins VCC and VIO

If V_{CC} drops below the standby undervoltage detection level, $V_{uvd(stb)}(V_{CC})$, the transceiver switches to Standby mode. The logic state of pin STB is ignored until VCC has recovered.

In versions with a V_{IO} pin, if V_{IO} drops below the switch-off undervoltage detection level ($V_{uvd(swoff)}(V_{IO})$), the transceiver switches off and disengages from the bus (zero load) until V_{IO} has recovered.

In versions without a V_{1O} pin, if V_{CC} drops below the switch-off undervoltage detection level ($V_{uvd(swoff)}(V_{CC})$), the transceiver switches off and disengages from the bus (zero load) until V_{CC} has recovered.



6.3.4 Overtemperature protection

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature, Tj(sd), both output drivers are disabled. When the virtual junction temperature drops below Tj(sd) again, the output drivers recover once TXD has been reset to HIGH. Including the TXD condition prevents output driver oscillation due to small variations in temperature.



7. LIMITING VALUES

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134); all voltages are referenced to ground.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------------|--|--|------|--------------------------------------|------|
| | | on pins CANH, CANL | -45 | +42 | V |
| V_X | voltage on pin x ⁽¹⁾ | on pin VCC, VIO | -0.3 | +7 | V |
| | | on any other pin (2) | -0.3 | | V |
| V _(CANH-CANL) | voltage between pin CANH and pin CANL | | 27 | +27 | V |
| | | on pins CANH and CANL (4) | | V _{IO} + 0.3 ⁽³⁾ | |
| | ************************************** | pulse 1 | -100 | - | V |
| V_{trt} | transient voltage | pulse 2a | - | 75 | V |
| | | pulse 3a | -150 | - | V |
| | | pulse 3b | - | 100 | V |
| | | IEC 61000-4-2 (150 pF, 330 Ω discharge circuit) (5) | | | |
| | | on pins CANH and CANL | -8 | +8 | kV |
| | | Human Body Model (HBM) | | | |
| | | on any pin (6) | -4 | +4 | kV |
| 1/ | electrostatic discharge | on pins CANH and CANL (7) | -8 | +8 | kV |
| V_{ESD} | voltage | Machine Model (MM); 200 pF, 0.75 μ H, 10 Ω | | | |
| | | on any pin | -200 | +200 | V |
| | | Charged Device Model (CDM) (9) | | | |
| | | on corner pins | -750 | +750 | V |
| | | on any other pin | -500 | +500 | V |
| T_{vj} | virtual junction temperature | (10) | -40 | +125 | °C |
| T _{stg} | storage temperature | (11) | -55 | +150 | °C |

Note:
(1) The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these values.

(2) Maximum voltage should never exceed 7 V.

 ⁽²⁾ Vcc+ 0.3 in the non-Vio product variants.
 (3) Vcc+ 0.3 in the non-Vio product variants.
 (4) Verified by an external test house according to IEC TS 62228, Section 4.2.4; parameters for standard pulses defined in ISO 7637.
 (5) Verified by an external test house according to IEC TS 62228, Section 4.3.

⁽⁶⁾ In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: T v_j = T_{amb} + P × Rth(v_j-a), where Rth(v_j-a) is a fixed value to be used for the calculation of Tv_j. The rating for Tv_j limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}).

⁽⁷⁾ T stg in application according to IEC61360-4. For component transport and storage conditions, see instead IEC61760-2



8. THERMAL CHARACTERISTICS

Table 6. Thermal characteristics

Value determined for free convection conditions on a JEDEC 2S2P board.

| Symbol | Parameter | Conditions ⁽¹⁾ | Тур | Unit | | | |
|----------------|--|---------------------------|-----|------|--|--|--|
| $R_{th(j-a)}$ | thermal resistance from junction to ambient | SOP8 package; in free air | 94 | K/W | | | |
| Ψ_{j-top} | thermal characterization parameter from junction to top of package | SOP8 package; in free air | 13 | K/W | | | |

Note:(1) According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers (thickness: 35 µm) and thermal via array under the exposed pad connected to the first inner copper layer (thickness: 70 µm)

9. STATIC CHARACTERISTICS

Table 7. Static characteristics

Tvj = -40 °C to +125°C; V $_{CC}$ = 4.5 V to 5.5 V; V $_{IO}$ = 2.91 V to 5.5 V $^{[1]}$; R_{L} = 60 Ω ; C_{L} = 100 pF unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC $^{[2]}$

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------------|---|---|--------------------|-----|----------------------|------|
| Supply; pin V _{cc} | | | | | | |
| Vcc | supply voltage | | 4.5 | - | 5.5 | V |
| V _{uvd(stb)(VCC)} | standby undervoltage | [3] | 3.5 | 4 | 4.3 | v |
| ▼ uva(stb)(vcc) | detection voltage on pin V _{cc} | | 3.3 | - | 4.5 | L v |
| V _{uvd(swoff)(VCC)} | switch-off undervoltage | TAJ1044T,GT [3] | 1.3 | 2.4 | 3.4 | l v |
| • ava(swon)(vcc) | detection voltage on pin V _{cc} | , | 1.0 | | 5 | |
| | | Standby mode | | | | |
| | | TAJ1044T, GT; $V_{TXD} = V_{CC}$ | - | 10 | 15 | μΑ |
| Icc | supply current | variants with a V _{IO} pin; V _{TXD} = V _{IO} | - | 0.1 | 1 | μΑ |
| icc | Supply current | Normal mode | | | | |
| | | recessive; V _{TXD} = V _{IO} [4] | 2 | 5 | 10 | mA |
| | | dominant; V _{TXD} = 0 V | 20 | 45 | 60 | mA |
| | | dominant; V _{TXD} = 0 V; | | | | |
| | | short circuit on bus lines; | 2 | 80 | 110 | mA |
| | | -3 V < (V _{CANH} = V _{CANL}) < +18 V | | | | |
| I/O level adapte | er supply; pin V _{IO} [1] | | | | | |
| V _{IO} | supply voltage on pin V _{IO} | | 2.91 | - | 5.5 | V |
| | supply current on pin V _{IO} | Standby mode; V _{TXD} = V _{IO} [4] | - | 10 | 16.5 | μΑ |
| I _{IO} | | Normal mode | | | | |
| 110 | | recessive; V _{TXD} = V _{IO} [4] | 10 | 17 | 30 | μΑ |
| | | dominant; V _{TXD} = 0 V | - | 170 | 300 | μΑ |
| $V_{\text{uvd(swoff)(VIO)}}$ | switch-off undervoltage detection voltage on pin V _{IO} | variants with a V _{IO} pin [3] | 2.4 | 2.6 | 2.8 | v |
| Standby mode | control input; pin STB | | | | | |
| 1/ | IIIGII lavalia avetualta aa | variants with a V _{IO} pin | 0.7V _{IO} | - | V _{IO} +0.3 | V |
| V _{IH} | HIGH-level input voltage | TAJ1044T,GT | 2 | - | V _{cc} +0.3 | V |
| 17 | 10001 | variants with a V _{IO} pin | -0.3 | - | +0.3V _{IO} | V |
| V_{IL} | LOW-level input voltage | TAJ1044T,GT | -0.3 | - | +0.8 | V |
| I _{IH} | HIGH-level input current | V _{STB} = V _{IO} [4] | -1 | - | +1 | μΑ |
| I _{IL} | LOW-level input current | V _{STB} = 0 V | -15 | - | -1 | μΑ |
| CAN transmit d | ata input; pin TXD | | | | | |
| | IIIGII Isaadisaastaaska | variants with a V _{IO} pin | 0.7V _{IO} | - | V _{IO} +0.3 | V |
| V_{IH} | HIGH-level input voltage | TAJ1044T, GT | 2 | - | V _{cc} +0.3 | V |
| 17 | LOW lavel in motors by | variants with a V _{IO} pin | -0.3 | - | +0.3V _{cc} | V |
| VIL | LOW-level input voltage | TAJ1044T, GT | -0.3 | | +0.8 | V |
| I _{IH} | HIGH-level input current | V _{TXD} = V _{IO} [4] | -5 | - | +5 | μА |



| Symbol | Parameter | Conditions | Min | Тур | Max | Uni |
|--|---------------------------------------|--|--------------------|------------------------|--------------------|----------|
| | | V _{TXD} = 0 V; variants with a V _{IO} pin | -270 | -150 | -60 | μΔ |
| I _{IL} | LOW-level input current | V _{TXD} = 0 V; variants without a V _{IO} pin | -270 | -150 | -65 | μΔ |
| Ci | input capacitance | [5] | - | 5 | 10 | pF |
| AN receive da | ta output; pin RXD | | | | | |
| Іон | HIGH-level output current | $V_{RXD} = V_{IO}^{[4]} - 0.4 \text{ V}$ | -9 | -3 | -1 | m |
| I _{OL} | LOW-level output current | V _{RXD} = 0.4 V; bus dominant | 1 | - | 12 | m. |
| | CANH and CANL | | | | | |
| | | $V_{TXD} = 0 \text{ V}; \text{ t} < \text{t}_{to(dom)TXD}$ | | | | T |
| $V_{O(dom)}$ | dominant output voltage | pin C _{ANH} ; $R_L = 50 \Omega$ to 65Ω | 2.75 | 3.5 | 4.5 | ١ ١ |
| . , | | pin C _{ANL} ; $R_L = 50 \Omega$ to 65Ω | 0.5 | 1.5 | 2.25 | V |
| V _{dom(TX)sym} | transmitter dominant voltage symmetry | $V_{dom(TX)sym} = V_{CC} - V_{CANH} - V_{CANL}$ | -400 | - | +400 | m |
| V_{TXsym} | transmitter voltage symmetry | $V_{TXSym} = V_{CANH} + V_{CANL};$ [5] $f_{TXD} = 250 \text{ kHz}, 1 \text{ MHz and } 2.5 \text{ MHz};$ [6] $C_{SPLIT} = 4.7 \text{ nF}$ | 0.6V _{CC} | - | 1.1V _{CC} | V |
| | | dominant; Normal mode; $V_{TXD} = 0 \text{ V}; \text{ t} < \text{t}_{to(dom)TXD}$ | | | | |
| | | $R_L = 50 \Omega$ to 65Ω | 1.5 | - | 3 | \ |
| | 1:55 | R _L = 45 Ω to 70 Ω | 1.4 | - | 3.3 | ١ ١ |
| V _{O(dif)} | differential output | R _L = 2240 Ω | 1.5 | - | 5 | ١ ١ |
| | voltage | recessive | | | | 1 |
| | | Normal mode: V _{TXD} = V _{IO} ^[4] ; no load | -50 | - | +50 | m |
| | | Standby mode; no load | -0.2 | - | +0.2 | ١ ١ |
| V _{O(rec)} recessive output voltage | | Normal mode; $V_{TXD} = V_{IO}^{[4]}$; no load | | 0.5 V _{cc} | 3 | \ |
| - O(ICC) | , | Standby mode; no load | -0.1 | - | +0.1 | 1 |
| | | -12 V ≤ V _{CANL} ≤ +12 V; | | | | \top |
| | differential receiver | -12 V ≤ V _{CANH} ≤ +12 V | | | | |
| $V_{th(RX)dif}$ | threshold voltage | Normal mode | 0.5 | - | 0.9 | <u> </u> |
| | am contra t chage | Standby mode | 0.4 | - | 1.15 | |
| | receiver recessive | $-12 \text{ V} \leq_{\text{VCANL}} \leq +12 \text{ V};$ $-12 \text{ V} \leq_{\text{VCANH}} \leq +12 \text{ V}$ | 0.1 | | 1.13 | |
| $V_{rec(RX)}$ | voltage | Normal mode [5] | -4 | - | +0.5 | 1 |
| | 1211262 | Standby mode [5] | -4 | - | +0.4 | 1 |
| | receiver dominant | $-12 \text{ V} \leq_{\text{VCANL}} \leq +12 \text{ V};$ $-12 \text{ V} \leq_{\text{VCANH}} \leq +12 \text{ V}$ | | | | |
| $V_{dom(RX)}$ | voltage | Normal mode [5] | 0.9 | - | -9.0 | ١ ١ |
| | | Standby mode [5] | 1.15 | - | 9.0 | |
| | differential receiver | -12 V ≤ V _{CANL} ≤ +12 V; | | 1 | | |
| $V_{hys(RX)dif}$ | hysteresis voltage | -12 V ≤ V _{CANH} ≤ +12 V; Normal mode | 50 | - | 300 | m |
| | | $V_{TXD} = 0 \text{ V}; \text{ t} < \text{t}_{to(dom)TXD}; \text{ V}_{CC} = 5 \text{ V}$ | | | | T |
| I _{O(sc)dom} | dominant short-circuit | pin C _{ANH} ; V _{CANH} = -15 V to +40 V | -100 | -70 | - | m |
| ·O(sc)dom | output current | pin Canl; VCANL = -15 V to +40 V | - | 70 | 100 | m |
| | recessive short-circuit | Normal mode; $V_{TXD} = V_{IO}$ [4]; | | - | | + |
| I _{O(sc)rec} | output current | $V_{CANH} = V_{CANL} = -27 \text{ V to } +32 \text{ V}$ | -5 | - | +5 | m |
| I _L | leakage current | $V_{CC} = V_{IO} = 0 \text{ V or}$ $V_{CC} = V_{IO} = \text{shorted to GND via 47 k}\Omega;$ $V_{CANH} = V_{CANL} = 5 \text{ V}$ | -5 | - | +5 | μ |
| Ri | input resistance | $-2 \text{ V} \le \text{V}_{CANL} \le +7 \text{ V};$ $-2 \text{ V} \le \text{V}_{CANH} \le +7 \text{ V}$ | 9 | 15 | 28 | k |
| ΔR_i | input resistance deviation | $0 \text{ V} \le V_{CANL} \le +5 \text{ V};$ [5] $0 \text{ V} \le V_{CANH} \le +5 \text{ V}$ | -3 | - | +3 | % |
| R _{i(dif)} | differential input | $ \begin{array}{ll} -2 \text{ V} \le \text{V}_{CANL} \le +7 \text{ V}; \\ -2 \text{ V} \le \text{V}_{CANH} \le +7 \text{ V} \end{array} $ [5] | 19 | 30 | 52 | k |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|---------------------|--------------------------------|------------|-----|-----|-----|------|--|
| C _{i(cm)} | common-mode | [5] | - | - | 20 | pF | |
| C _{i(dif)} | differential input capacitance | [5] | - | - | 10 | pF | |
| Temperature de | Temperature detection | | | | | | |
| T _{j(sd)} | shutdown junction temperature | [5] | - | 185 | - | °C | |

- all circuitry is connected to V_{cc} in the other variants.
 All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.
- (3) Undervoltage is detected between min and max values. Undervoltage is guaranteed to be detected below min value and guaranteed not to be detected above max value.
- V_{IO} = V_{CC} in non- V_{IO} product variants.
- (5) Not tested in production; guaranteed by design.
- (6) The test circuit used to measure the bus output voltage symmetry and the common-mode voltages (which includes CSPLIT) is shown in Figure 8



10. DYNAMIC CHARACTERISTICS

Table 8. Dynamic characteristics

 T_{vj} = -40 °C to +125 °C; V_{cc} = 4.5 V to 5.5 V; V_{l0} = 2.91 V to 5.5 $V^{[1]}$; R_L = 60 Ω ; C_L = 100 pF unless specified otherwise;

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---|--------------------------------------|-------------------------------------|-----|-----|-----|------|
| Transceiver | timing; pins CANH, CANL, TXD and RXD | ; see Figure 4, Figure 5 and Figure | 7 | | | |
| t _{d(TXD-busdom)} | delay time from TXD to bus dominant | other variants; Normal mode | - | 65 | 100 | ns |
| t _{d(TXD-busrec)} | delay time from TXD to bus recessive | other variants; Normal mode | - | 90 | 100 | ns |
| t _{d(busdom-RXD)} | delay time from bus dominant to RXD | other variants; Normal mode | - | 60 | 140 | ns |
| t _{d(busrec-RXD)} | delay time from bus recessive to RXD | other variants; Normal mode | - | 65 | 125 | ns |
| | delay time from TXD LOW to RXD LOW | TAJ1044T; Normal mode | 50 | - | 230 | ns |
| t _{d(TXDL-RXDL)} | delay time from TXD LOW to KXD LOW | all other variants; Normal mode | 50 | - | 210 | ns |
| | delay time from TXD HIGH to RXD | TAJ1044T; Normal mode | 50 | - | 230 | ns |
| t _{d(TXDH-RXDH)} | HIGH | all other variants; Normal mode | 50 | - | 210 | ns |
| | | all variants except TAJ1044T | | | | |
| t _{bit(bus)} | transmitted recessive bit width | tbit(TXD) = 500 ns | 435 | - | 530 | ns |
| | | tbit(TXD) = 200 ns | 155 | - | 210 | ns |
| | | all variants except TAJ1044T | | | | |
| t _{bit(RXD}) | bit time on pin RXD | tbit(TXD) = 500 ns | 400 | - | 550 | ns |
| | | tbit(TXD) = 200 ns | 120 | - | 220 | ns |
| | | all variants except TAJ1044T | | | | |
| Δt_{rec} | receiver timing symmetry | tbit(TXD) = 500 ns | -65 | - | +40 | ns |
| | | tbit(TXD) = 200 ns | -45 | - | +15 | ns |
| t _{to(dom)TXD} | TXD dominant time-out time | VTXD = 0 V; Normal mode | 0.8 | 3 | 6.5 | ms |
| t _{d(stb-norm)} | standby to normal mode delay time | | 7 | 25 | 47 | μs |
| | | Standby mode | | | | |
| twake(busdom) | bus dominant wake-up time | TAJ1044T, GT | 0.5 | - | 3 | μs |
| | | all other variants | 0.5 | - | 1.8 | μs |
| | | Standby mode | | | | |
| twake(busrec) | bus recessive wake-up time | TAJ1044T, GT | 0.5 | - | 3 | μs |
| (| | all other variants | 0.5 | - | 1.8 | μs |
| t _{to(wake)bus} | bus wake-up time-out tim | Standby mode | 0.8 | 3 | 6.5 | μs |
| , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | · | Standby mode | | | | |
| t _{fltr(wake)bus} | bus wake-up filter time | TAJ1044T, GT | 0.5 | 1 | 3 | μs |
| , | | all other variants | 0.5 | - | 1.8 | μs |

Note:

- all circuitry is connected to Vcc in the other variants.
 All parameters are guaranteed over the junction temperature range by design. Factory testing uses correlated test conditions to cover the
- specified temperature and power supply voltage range.

 (3) See Figure 5.

 (4) Time-out occurs between the min and max values. Time-out is guaranteed not to occur below the min value; time-out is guaranteed to occur
- (5) Standby-to-Normal mode transition occurs between the min and max values. It is guaranteed not to occur below the min value; it is guaranteed to occur above the max value.

 (6) A dominant/recessive phase shorter than the min value is guaranteed not be seen as a dominant/recessive bit; a dominant/recessive phase
- longer than the max value is guaranteed to be seen as a dominant/recessive bit.
 (7) Pulses shorter than the min value are guaranteed to be filtered out; pulses longer than the max value are guaranteed to be processed






Figure 4. CAN transceiver timing diagram




Figure 5. CAN FD timing definitions according to ISO 11898-2:2016



11. APPLICATION INFORMATION

11.1. Application diagrams




Figure 6. Typical TAJ1044 application with a 5 V microcontroller (non-V 10 variants)



12. TEST INFORMATION




Figure 7. CAN transceiver timing test circuit




Figure 8. Test circuit for measuring transceiver transmitter driver symmetry



13. ORDERING INFORMATION

Ordering Information

| Part Number | Device Making | Package type | Body size (mm) | Temperate (°C) | MSL | Transpo Rt | Package Quantit |
|----------------|------------------|-----------------|-------------------|-------------------|------|---------------|--------------------|
| TAJ1044T/1 | TAJ1044T1 | SOP-8 | 4.90*3.90 | -40 to +125 | MSL3 | T&R | 2500 |
| TAJ1044GT | TAJ1044GT | SOP-8 | 4.90*3.90 | -40 to +125 | MSL3 | T&R | 2500 |

14. DIMENSIONAL DRAWINGS

