# TDSEMIC 拓電半導體

# 自主封測 品質把控 售後保障

WEB | WWW.TDSEMIC.COM











電源管理 顯示驅動 二三極管 LDO穩壓器 觸摸芯片











MOS管 運算放大器 存儲芯片

MCU

串口通信

PCA82C25OT-YM-TD

產品規格說明書



# PCA82C250T/YM-TD

## **CAN** controller interface chip


#### 1. DESCRIPTION

The PCA82C250 and PCA82C250 are CAN controller interface chips. As a CAN transceiver, The devices provide transmit and receive capability between the differential CAN bus and a CAN controller, with signaling rates up to 1 Mbps.

#### 2. FEATURES


- Fully compatible with the "ISO 11898" standard
- Slope control to reduce Radio Frequency Interference (RFI)
- Short-circuit proof to battery and ground in 12 V powered systems
- Low-current Standby mode
- An unpowered node does not disturb the bus lines
- CAN bus communication speed up to 1 Mbps
- High immunity against electromagnetic interference
- Thermally protected
- Package option: PCA82C250 (SOP8), PCA82C250 (DIP8)

#### 3. TYPICAL APPLICATION





#### 4. PIN CONFIGURATIONS AND FUNCTIONS



#### **Pin Functions**

Symbol	Pin	Description			
TXD	1	transmit data input			
GND	2	ground			
Vcc	3	supply voltage			
RXD	4	receive data output			
Vref	5	reference voltage output			
CANL	6	LOW-level CAN voltage input/output			
CANH	7	HIGH-level CAN voltage input/output			
Rs	8	slope resistor input			

### 4.1. Functional description

The PCA82C250 and PCA82C250 are the interface between a CAN protocol controller and the physical bus. It is primarily intended for applications up to 1 MBd in trucks and buses. The device provides differential transmit capability to the bus and differential receive capability to the CAN controller. It is fully compatible with the "ISO 11898" standard.

A current-limiting circuit protects the transmitter output stage against short-circuits to positive and negative battery voltage. Although power dissipation will increase as a result of a short circuit fault condition, this feature will prevent destruction of the transmitter output stage.

If the junction temperature exceeds approximately 150  $^{\circ}$  C, the limiting current of both transmitter outputs is decreased. Because the transmitter is responsible for most of the power dissipated, this will result in reduced power dissipation and hence a lower chip temperature. All other parts of the IC will remain operational. The thermal protection is needed, in particular, when a bus line is short-circuited.

The CANH and CANL lines are also protected against electrical transients which may occur in an automotive environment.



Pin 8 (Rs) allows three different modes of operation to be selected: High-speed, Slope control and Standby.

For high-speed operation, the transmitter output transistors are simply switched on and off as fast as possible. In this mode, no measures are taken to limit the rise and fall slopes. A shielded cable is recommended to avoid RFI problems. High-speed mode is selected by connecting pin 8 to ground.

Slope control mode allows the use of an unshielded twisted pair or a parallel pair of wires as bus lines. To reduce RFI, the rise and fall slopes should be limited. The rise and fall slopes can be programmed with a resistor connected from pin 8 to ground. The slope is proportional to the current output at pin 8.

If a HIGH level is applied to pin 8, the circuit enters a low-current Standby mode. In this mode, the transmitter is switched off and the receiver is switched to a low current. If dominant bits are detected (differential bus voltage >0.9 V), RXD will be switched to a LOW level. The microcontroller should react to this condition by switching the transceiver back to normal operation (via pin 8). Because the receiver is slower in Standby mode, the first message will be lost at higher bit rates.

Table 4-1. Truth table of the CAN transceiver

Supply	TXD	CANH	CANL	Bus state	RXD
4.5 V to 5.5 V	0	HIGH	LOW	dominant	0
4.5 V to 5.5 V	1 (or floating)	floating	floating	recessive	1
<2V (not powered)	X[1]	floating	floating	recessive	X[1]
2 V < Vcc < 4.5 V	>0.75 V <sub>CC</sub>	floating	floating	recessive	X[1]
2 V < Vcc < 4.5 V	X[1]	floating	Floating	recessive	X[1]
2 V \ VCC \ 4.5 V	X[1]	if $V_{Rs} > 0.75V_{CC}$	If $V_{Rs} > 0.75V_{CC}$	100033140	X[1]

<sup>[1]</sup> X = don't care.

Table 4-2. Pin Rs summary

Condition forced at pin Rs	Mode	Resulting voltage or current at pin Rs
$V_{Rs} > 0.75V_{CC}$	Standby	I <sub>Rs</sub> <  10 μA
-10 μA < I <sub>Rs</sub> < -200 μA	Slope control	$0.4V_{CC} < V_{Rs} < 0.6V_{CC}$
$V_{Rs} < 0.3V_{CC}$	High-speed	I <sub>Rs</sub> < -500 μA



# 5. BLOCK DIAGRAM




Fig 5-1. Block Diagram



#### 6. SPECIFICATIONS

#### **6.1 Absolute Maximum Ratings**

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to pin 2  $\,$  (GND) ; positive input current.

Symbol	Parameter	Conditions	Min	Max	Unit
VCC	supply voltage		- 0.3	+7.0	V
Vn	DC voltage at pins 1, 4, 5 and 8		- 0.3	V <sub>CC</sub> + 0.3	V
V6,7	DC voltage at pin 6 and 7	$0 \text{ V} < V_{CC} < 5.5 \text{ V}$ ; no time limit	-8	+18	V
Vtrt	transient voltage at pins 6 and 7	see Figure 6-6	- 150	+100	V
Tstg	storage temperature		- 50	+150	$^{\circ}$ C
Tamb	ambient temperature		- 40	+85	$^{\circ}$
Tvj	virtual junction temperature	[2]	- 40	+150	$^{\circ}$
VECD	electrostatic discharge voltage	[3]	- 2000	+2000	V
VESD		[4]	- 150	+150	V

- [1] Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- [2] An alternative definition of virtual junction temperature is: Tvj = Tamb + Pd × Rth(vj-a), where Rth(j-a) is a fixed value to be used for the calculation of Tvj. The rating for Tvj limits the allowable combinations of power dissipation (Pd) and ambient temperature (Tamb).
- [3] Classification A: human body model; C = 100 pF; R = 1500  $\Omega$  ; V =  $\pm$ 2000 V.
- [4] Classification B: machine model; C = 200 pF; R = 25  $\,\Omega$ ; V =  $\pm$ 150 V.

# **6.2 Recommended Operating Conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
Vcc	supply voltage		4.5	5.5	V
ICC	supply current	Standby mode	-	210	μΑ
1/tbit	maximum transmission speed	non-return-to-zero	-	1	MBd
VCAN	CANH, CANL input/output voltage		-8	+18	V
Vdiff	differential bus voltage		1.5	3.0	V
tPD	propagation delay	High-speed mode	-	60	ns
Tamb	ambient temperature		-40	+85	°C

#### 6.3 Thermal Data

Symbo	Parameter	Conditions	Тур	Unit
Rth(j-a)	thermal resistance from junction to ambient	in free air	165	K/W



#### **6.4 Characteristics**

VCC = 4.5 V to 5.5 V; Tamb = -40° C to +85° C; RL = 60  $\Omega$ ; I8 > -10  $\mu$ A; unless otherwise specified; all voltages referenced to ground (pin 2); positive input current; all parameters are guaranteed over the ambient temperature range by design, but only 100 % tested at +25 ° C.

Sym.	Parameter	Conditions	Min	Тур	Max	Unit
Power	Supply consumption					
		Dominant; V <sub>1</sub> = 1 V	-	-	75	mA
		Recessive; $V_1 = 4 \text{ V}$ ; $R_8 = 47 \text{ k}\Omega$	-	_	18	mA
13	Supply current				22	
		Recessive; $V_1 = 4 \text{ V}$ ; $V_8 = 1 \text{ V}$	-	-		mA
		Standby; Tamb < 80° C [1]	-	168	210	μΑ
DC bus	transmitter					
$V_{IH}$	HIGH-level input voltage	output recessive	$0.7V_{CC}$	-	Vcc + 0.3	V
$V_{IL}$	LOW-level input voltage	output dominant	-0.3	-	0.3V <sub>cc</sub>	V
lін	HIGH-level input current	V <sub>1</sub> = 4 V	-220	-	+40	μΑ
IIL	LOW-level input current	V <sub>1</sub> = 1 V	-110	-	-650	μΑ
V <sub>6,7</sub>	recessive bus voltage	$V_1 = 4 V$ ; no load	2.0	_	3.0	V
0,7	Transfer and trainings	2 V < (V <sub>6</sub> , V <sub>7</sub> ) < 7 V	-2	_	+1	mA
ILO	off-state output leakage current	5 V < (V <sub>6</sub> , V <sub>7</sub> ) < 18V	-5	-	+12	mA
V <sub>7</sub>	CANH output voltage	$V_1 = 1 \text{ V}$	2.75	_	4.5	V
		V <sub>1</sub> = 1 V V <sub>1</sub> = 1 V	0.5	-	2.25	V
V <sub>6</sub>	CANL output voltage	V <sub>1</sub> = 1 V V <sub>1</sub> = 1 V	1.5	_	3.0	V
△V <sub>6,7</sub>	difference between output voltage at pins 6 and 7	$V_1 = 1 \text{ V}; R_L = 45\Omega; VCC \ge 4.9V$	1.5	_	-	V
		$V_1 = 4 \text{ V}$ ; no load	-500	_	+50	mV
		$V_1 = 4V$ , no load $V_7 = -5V$ ; $Vcc \le 5V$	-300	_	-120	mA
I <sub>sc7</sub>	short-circuit CANH current	$V_7 = -5V$ ; $VCC = 5.5V$	-	-	- 130	mA
I <sub>sc6</sub>	short-circuit CANL current	V <sub>6</sub> = 18 V	-	-	170	mA
DC bus	receiver: V1 = 4 V; pins 6 and 7 exter	rnally driven; - 2V< (V6, V7) < 7 V; unless	otherwise sp	ecified		
V <sub>diff(r)</sub>	differential input voltage		-1.0	-	+0.5	V
· uni(i)	(recessive)	7 V < (V <sub>6</sub> , V <sub>7</sub> ) <12 V, non-Standy mode	-1.0	-	+0.4	V
V <sub>diff(d)</sub>	differential input voltage		0.9	-	5.0	V
• uiii(u)	(dominant)	$7 \text{ V} < (\text{V}_6, \text{V}_7) < 12 \text{ V, non-Standy mode}$	1.0	-	5.0	V
Vdiff	differential input bustoresis	soo Figuro 6 3		160	_	mV
(hys)	differential input hysteresis	see Figure 6-3		160	-	IIIV
VOH	HIGH-level output voltage	pin 4; l4 = -100 μA	0.8VCC	-	VCC	V
VOL	LOW-level output voltage	pin 4; l4 = 1 mA	0	-	0.2VCC	V
VOL	LOVV-level output voltage	I4 = 10 mA	0	-	1.5	V
Ri	input resistance	CANH, CANL	4.7	-	30	kΩ
Rdiff	differential input resistance		19.2	-	120	kΩ
Ci	input capacitance	CANH, CANL	-	-	20	pF
Cdiff	differential input capacitance	·	-	-	10	pF
	ence output					P.
	,	V <sub>8</sub> = 1 V;  I <sub>5</sub>   < 50 μA	0.45Vcc	-	0.55VCC	V
Vref	reference output voltage	V <sub>8</sub> = 4 V;   I <sub>5</sub>   <5 μA	0.4VCC	-	0.6Vcc	v
Timing	(CL = 100 pF; see Figure 6-1, Figure 6					
	minimum bit time	$Rs = 0 \Omega$	_		1	
tbit				-		μs
onTXD	delay TXD to bus active	$Rs = 0 \Omega$	-	-	60	ns

<sup>[1]</sup> I1 = I4 = I5 = 0 mA; 0 V < V6 < VCC; 0 V < V7 < VCC; V8 = VCC



# 6.4 Characteristics (continued)

Sym.	Parameter	Conditions	Min	Тур	Max	Unit		
Timing (CL = 100 pF; see Figure 6-1, Figure 6-2, Figure 6-4 and Figure 6-5)								
toffTXD	delay TXD to bus inactive	Rs = 0 Ω	-	45	90	ns		
tonRXD	delay TXD to receiver active	Rs = 0 Ω	-	65	130	ns		
	delet TVD to see all see in a still	Rs = $0 \Omega$ ; VCC < $5.1V$ ; Tamb < $85 ^{\circ}$ C	-	90	160	ns		
toffRXD	delay TXD to receiver inactive	Rs = $0 \Omega$ ; VCC < $5.5V$ ; Tamb < $85 \degree C$	-	105	180	ns		
tonRXD	I I TVD	Rs = 47 kΩ	-	400	550	ns		
	delay TXD to receiver active	Rs = 24 kΩ	-	280	350	ns		
. ((2)/2	delet TVD to accept to a site of the	Rs = 47 kΩ	-	280	500	ns		
toffRXD	delay TXD to receiver inactive	Rs = 24 kΩ	-	230	350	ns		
SR	differential output voltage slew rate	Rs = 47 kΩ	-	16	-	V/us		
tWAKE	wake-up time from Standby	via pin 8	-	-	25	us		
tdRXDL	bus dominant to RXD LOW	V <sub>8</sub> = 4 V; Standby mode	-	-	10	us		
Standby	/Slope Control (pin 8)							
V <sub>8</sub>	input voltage for high-speed		-	-	0.3Vcc	V		
I8	input current for high-speed	V8 = 0V	-	-	- 500	uA		
Vstb	input voltage for Standby mode		0.75Vcc	-	-	V		
Islope	slope control mode current		-10	-	-200	uA		
Vslope	slope control mode voltage		0.4Vcc	-	0.6Vcc	V		

<sup>[1]</sup> I1 = I4 = I5 = 0 mA; 0 V < V6 < VCC; 0 V < V7 < VCC; V8 = VCC;

<sup>[2]</sup> This is valid for the receiver in all modes: High-speed, Slope control and Standby.





Figure 6-1: Test circuit for dynamic characteristics








Figure 6-3. Sink Current Delay Times vs. Input 0 V Enable Switching




Figure 6-4. Bidirectional DC Motor Control






Figure 6-5. Timing diagram for bus dominant to RXD LOW




Figure 6-6. Test circuit for transients



#### 7. ORDERING INFORMATION

#### **Ordering Information**

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
PCA82C250	PCA82C250	SOP8	4.90 * 3.90	- 40 to 85	MSL3	T&R	2500

#### 8. DIMENSIONAL DRAWINGS

