

YTM32B1MD1x Data Sheet

Support: YTM32B1MD14G0MLLT, YTM32B1MD14G0MLHT, YTM32B1MD14G0MLHIT

Document Number: YTM32B1MD1x DS

Rev.1.8, 2025/6/4

YUNTU reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.

1 Features Summary

- AEC-Q100 qualified
- ASIL B compliant
- RoHS compliant
- 32-bit Cortex-M33 with FPU and DSP, up to 120 MHz
- Up to 256 KB * 2 Program Flash
 - Support ECC feature
 - Support OTA
- Up to 64 KB SRAM
 - Support ECC feature
 - Two 16 KB SRAM blocks support data retention in Powerdown mode
- 32 bytes register file which supports data retention in Powerdown mode
- Provide multiple clock sources including:
 - 96 MHz Fast Internal RC Oscillator (FIRC)
 - 12 MHz Slow Internal RC Oscillator (SIRC)
 - 4~40 MHz Fast Crystal Oscillator (FXOSC)
 - Up to 120 MHz Phase-Locked Loop (PLL)
- Power Control Unit (PCU) with internal regulators capable of supporting multiple power modes including:
 - Active
 - Sleep
 - Deepsleep
 - Standby
 - Powerdown
- Support up to 16 WKU pins, RESET_b pin and 4 module interrupts to wake up from Powerdown mode
- 16 DMA channels with up to 52 hardware trigger sources
- Human-machine interface
 - Up to 87 general-purpose input/output (GPIO)
 - External interrupt
- Analog modules providing precision mixed-signal capabilities, including:
 - One 12-bit, 2Msps SAR ADC, up to 32 external channels and 6 internal channels
 - On-chip Analog Comparator (ACMP) with 8-bit DAC, up to 8 channels
 - Support temperature sensor
- Timers
 - One Timer (TMR)
 - One 4-channel Periodic Timer (pTMR)
 - One Low Power Timer (lpTMR)
 - Four 8-channel Enhanced Timer (eTMR)
 - One Real Time Clock (RTC)
 - One Programmable Trigger Unit (PTU)
- Serial communication interfaces
 - Three FlexCAN modules with FD
 - Three LINFlexD modules
 - Four SPI modules
 - Two I2C modules
 - One SENT module
- I/O supporting 2.97 ~ 5.5 V supply
- Wide operating voltage ranges (2.97 ~ 5.5 V) with fully functional flash memory program/erase/read operations
- Temperature range:
 - Ambient operating temperature: -40 °C ~ 125 °C
 - Junction operating temperature: -40 °C ~ 150 °C
- Security and Safety features are supported as follows:
 - Cyclic Redundancy Checker (CRC)
 - Hardware Cryptography Unit (HCU) which supports AES-128
 - True Random Number Generator (TRNG)
 - Clock Monitor Unit (CMU)
 - Watchdog (WDG)
 - External watchdog (EWDG)
 - MPU for dynamic task protection (16 regions)
 - ECC Management Unit (EMU)
- Debug functionality
 - Joint Test Action Group (IEEE 1149.1 standard)
 - Serial Wire Debug (SWD)
- Package options
 - 100-pin LQFP
 - 64-pin LQFP

Contents

1	Features Summary	1
2	Overview	1
3	Block Diagram	1
4	Features	1
4.1	Core Modules	2
4.1.1	ARM Cortex-M33	2
4.1.2	Nested Vector Interrupt Controller (NVIC)	2
4.1.3	Debug Controller	2
4.2	System Modules	2
4.2.1	System Clock Unit (SCU)	2
4.2.1.1	Clock Monitor Unit (CMU)	3
4.2.2	Power Control Unit (PCU)	3
4.2.3	Reset Controller Unit (RCU)	3
4.2.4	IP Controller (IPC)	3
4.2.5	Wakeup Unit (WKU)	3
4.2.6	Direct Memory Access (DMA)	3
4.2.7	Trigger Multiplex Unit (TMU)	4
4.2.8	Chip Integration Module (CIM)	4
4.3	Memories	4
4.3.1	Embedded Flash Module (EFM)	4
4.3.2	Register File (REGFILE)	4
4.3.3	On-chip SRAM	4
4.4	Analog	5
4.4.1	Analog-to-Digital Converter (ADC)	5
4.4.2	Analog Comparator (ACMP)	5
4.5	Timers	6
4.5.1	Timer (TMR)	6
4.5.2	Periodic Timer (pTMR)	6
4.5.3	Low Power Timer (lpTMR)	6
4.5.4	Enhanced Timer (eTMR)	6
4.5.5	Real Time Clock (RTC)	7
4.5.6	Programmable Trigger Unit (PTU)	7
4.6	Security, Integrity and Safety	8
4.6.1	Cyclic Redundancy Check (CRC)	8
4.6.2	Hardware Cryptography Unit (HCU)	8
4.6.3	True Random Number Generator (TRNG)	8
4.6.4	Watchdog (WDG)	9
4.6.5	External Watchdog (EWDG)	9
4.6.6	ECC Management Unit (EMU)	9
4.7	Communication Interfaces	9
4.7.1	Flexible Controller Area Network (FlexCAN)	9
4.7.2	Local Interconnect Network (LINFlexD)	10
4.7.3	Serial Peripheral Interface (SPI)	11
4.7.4	Inter-Integrated Circuit (I2C)	11
4.7.5	Single Edge Nibble Transmission (SENT)	12
4.8	Human Machine Interface	12
4.8.1	General Purpose Input/Output (GPIO)	12
4.8.2	Port Controller (PCTRL)	12
5	Ordering Information	13
5.1	Part Number Information	13

6	Electrical Characteristics	14
6.1	Ratings	14
6.1.1	Thermal Operating Characteristics	15
6.1.2	Moisture Handling Ratings	15
6.1.3	ESD Handling Ratings	15
6.2	DC Characteristics	15
6.2.1	Absolute Maximum Ratings	15
6.2.2	Voltage and Current Operating Requirements	16
6.2.3	DC Electrical Specifications at 3.3V	16
6.2.4	DC Electrical Specifications at 5.0V	17
6.2.5	Power and Ground Pins	18
6.2.6	POR, LVR and LVD Operating Requirements	19
6.2.7	Power Mode Transition Operating Behaviors	19
6.2.8	Power Consumption	20
6.2.9	Power Sequence	20
6.2.9.1	Power Up Sequence	20
6.2.9.2	MCU Power Supply Ramp Rate	20
6.3	AC Characteristics	21
6.3.1	Power Supply Fluctuation Requirements	21
6.3.2	Device Clock Specifications	21
6.3.3	I/O Electrical Characteristics	22
6.3.3.1	AC Electrical Characteristics	22
6.4	Peripheral Operating Requirements and Behaviors	22
6.4.1	FXOSC(4~40 MHz) Characteristics	22
6.4.2	PLL Characteristics	24
6.4.3	FIRC(96 MHz) Characteristics	24
6.4.4	SIRC(12 MHz) Characteristics	25
6.4.5	ADC Characteristics	25
6.4.6	ACMP Characteristics	26
6.4.7	SPI Characteristics ¹	27
6.4.8	NVM Specifications	30
6.4.8.1	Flash Timing Specifications - Commands	30
6.4.8.2	Reliability Specifications	30
6.4.9	Debug Module Electrical	30
6.4.9.1	SWD Electrical Specifications	30
6.4.9.2	JTAG Electrical Specifications	31
6.5	Thermal Attributes	32
7	Pinouts	33
7.1	IO Signal Description	33
7.2	Packages	36
7.3	Dimensions	38

4.1 Core Modules

4.1.1 ARM Cortex-M33

- ARM Cortex M33 core running up to 120 MHz
- ARMv8-M MPU for dynamic task protection (16 regions)
- Single cycle 32 x 32 bits multiply
- 3-stage pipeline, thumb-2 technology
- Digital Signal Processor (DSP)
- Single Precision Floating Point Unit (FPv5), IEEE 754 compliant
- Support for the instruction trace option:
 - Embedded Trace Macrocell (ETM)
- Binary compatible instruction set with the ARM Cortex M4/M7

4.1.2 Nested Vector Interrupt Controller (NVIC)

- 8 priority levels
- Up to 110 interrupt sources
- Includes a single non-maskable interrupt

4.1.3 Debug Controller

- 2-pin serial wire debug (SWD) provides external debugger interface
- Support JTAG port (IEEE 1149.1 standard)
- Support ITM(Instruction Trace Macrocell): S/W Instrumentation Messaging + Simple Data Trace Messaging + watch points Messaging
- Support ETM(Embedded Trace Macrocell): Used for instruction trace
- Support DWT(Data and Address Watch points): 8 flash breakpoints and 4 data watch points

4.2 System Modules

4.2.1 System Clock Unit (SCU)

- SCU provides system clock divider to generate core clock, fast bus clock and slow bus clock
- SCU provides glitch free switcher to select system clock source
- Fast internal RC oscillator(FIRC)
 - Up to 96MHz
 - Default system boot clock source
 - Support trim for temperature and process
 - Can be selected as PLL reference clock
- Slow internal RC oscillator(SIRC)
 - Can be selected as system clock source
 - Always on unless it is forced to be disabled in Standby mode and Powerdown mode
 - Support trim for temperature and process
- Fast crystal oscillator(FXOSC)
 - Support 4~40MHz crystal
 - Can be selected as PLL reference clock
 - Can be selected as system clock source
- Phase-locked loop(PLL)
 - Up to 120 MHz
 - Contain voltage-controlled oscillator(VCO)

- Support selectable reference clock
- Contain Frequency lock detector
- Can be selected as system clock source

4.2.1.1 Clock Monitor Unit (CMU)

- SCU contains 4 CMU blocks
- CMU monitors slow bus clock, FIRC, FXOSC and PLL clock
- FXOSC or SIRC clock can be selected as reference clock of CMU
- CMU can detect frequency out of range, loss of checked clock and loss of reference clock

4.2.2 Power Control Unit (PCU)

- Combination of internal and external voltage regulator options, offering a variety of power modes
- Active POR providing brown-out detect
- Low voltage reset for all system relevant power domains (LVR)
- High voltage detect (HVD) as indication for software

4.2.3 Reset Controller Unit (RCU)

- Record the reset sources of most recent resets
- Configurable filter for reset pin
- Reset pin filter can work in all power modes

4.2.4 IP Controller (IPC)

- Support software reset to peripheral
- Peripheral Bus clock enable
- IPC clock source selection as follows
 - PLL 120MHz
 - FIRC 96 MHz
 - SIRC 12 MHz
 - FXOSC 4~40 MHz
- IPC clock divide values from 1 to 16

4.2.5 Wakeup Unit (WKU)

- Support up to 16 external input pins and RESET_b pin to wake up from Powerdown mode
- Support up to 4 internal interrupts with individual enable bits for MCU to wake up from Powerdown mode
- Input sources may be external pins or from internal modules capable of running in Powerdown mode
- External input pins are programmable for falling-edge, rising-edge, or any-edge detection
- Support to enable external input pin and filter detection in Powerdown mode
- Optional digital filters are provided to qualify an external pin detect. When the SIRC clock is disabled, filters are disabled and bypassed

4.2.6 Direct Memory Access (DMA)

- All address range data transfer from source to destination
- Support separate source/destination data size configuration
 - Word(32-bit), half word(16-bit), byte(8-bit) transfer size
- Support separate source/destination address offset configuration

- Address increase/decrease/not change selectable
- Up to 16 DMA channels
 - Fix priority and round-robin arbitration
 - Support channel to channel link
- Software/Hardware trigger
- Up to 52 peripheral hardware triggers
- Internal data FIFO for data transfer
- Support update DMA transfer information from system memory after transfer complete
- Support data transfer loop and trigger loop

4.2.7 Trigger Multiplex Unit (TMU)

- Allow software to select the trigger sources for peripherals as trigger sources
- Support up to 12 trigger input pads and up to 8 trigger output pads

4.2.8 Chip Integration Module (CIM)

- System function configuration
- ADC/ACMP trigger synchronize selection
- Software trigger generation
- eTMR external clock and fault selection
- FPU interrupt enable
- System unique device identification (UID)
- Flash memory and system RAM size configuration
- Package configuration
- FlexCAN FD feature configuration

4.3 Memories

4.3.1 Embedded Flash Module (EFM)

- 512 KB PFlash with 8-bit ECC includes 2 blocks, block size is 256 KB, sector size is 1KB
- There are 2 NVR sectors with 8-bit ECC that includes secured AES key storage, One-Time-Program and Security control, each sector is 1KB
- Protection scheme against accidental program or erase operations
- Optional interrupt on command completion and status update
- Program and erase operations do not require any special power sources other than the normal VDD supply
- Support chip erase by debugger

4.3.2 Register File (REGFILE)

- 32 bytes regfile which supports data retention in Powerdown mode

4.3.3 On-chip SRAM

- 32 KB TCML and 32 KB TCMU
- Support ECC feature
- Two regions of 16KB SRAM which supports data retention in Powerdown mode

4.4 Analog

4.4.1 Analog-to-Digital Converter (ADC)

- Support up to 32 analog external input channels, and 6 internal channels
- Support 12-bit, 10-bit, 8-bit, and 6-bit single-ended configurable resolution
- Up to 2Msps for 12-bit resolution conversion performance
- Support DMA and conversion result FIFO with watermark
- Support multiple conversion modes
 - Single mode
 - Continuous mode
 - Discontinuous mode
- Support software/hardware trigger for ADC start conversion
- Support two low power modes
 - Wait mode: prevent ADC overrun when FIFO is full
 - Auto off mode: automatic control ADC power off
- Support watchdog for conversion result monitoring
- Support interrupt generate
 - Ready for conversion
 - End of sampling
 - End of conversion
 - End of sequence conversion
 - Overrun event
 - Watchdog event
- Support work and wake up when the chip under low power mode

4.4.2 Analog Comparator (ACMP)

- Up to 8 channels
- Operational over the entire supply range
- Inputs may range from rail to rail
- Programmable hysteresis control
- Selectable inversion on comparator output
- Function mode:
 - Common mode
 - Sample mode
 - Window mode
 - Continuous mode
 - * One-shot mode
 - * Loop mode
- All channels can be used to execute automatic comparison
- Support digital filter, the filter can be bypassed
- Two software selectable performance levels
 - Shorter propagation delay at the expense of higher power
 - Low power with longer propagation delay
- Functional in all power mode
- Support independent 8-bit DAC output to the comparator
- Support several interrupts
 - For common/sample/window mode
 - * Generate interrupt on rising-edge, falling-edge or both edges of the comparator output
 - For continuous mode

- * Generate interrupt when the comparison results don't match with expectations
- Interrupt can generate without any clock except in continuous mode
- A comparison event can be selected to trigger DMA transfer

4.5 Timers

4.5.1 Timer (TMR)

- One 32-bit count-up timer with an 8-bit prescaler
- Four 32-bit compare channels
- An independent interrupt source for each channel
- Ability to stop the timer in debug mode

4.5.2 Periodic Timer (pTMR)

- Timers can generate interrupts
- Four channels of 32-bit timers, each timer has its independent timeout period and interrupt
- Ability to stop in debug mode
- Support chain mode to connect multiple timer to a longer timer

4.5.3 Low Power Timer (lpTMR)

- 16-bit time counter or pulse counter with compare
- Optional interrupt can generate asynchronous wakeup from any low power mode
- Hardware trigger output
- Counter supports free-running mode or reset on compare
- Configurable clock source for prescaler
- Configurable input source for pulse counter
 - Rising-edge or falling-edge

4.5.4 Enhanced Timer (eTMR)

This chip contains 4 eTMRs (eTMR0~3), features of them can be divided into common features and individual features.

The common features of all eTMRs are listed below:

- Each eTMR has an independent 16-bit counter with a clock prescaler
- Configurable initial and final counter values
- Contain 8 channels
- Support two clock sources
 - Bus clock
 - External clock
- Support 7-bits clock prescaler
- Support three channel modes
 - PWM mode
 - * Independent mode for each channel
 - * Convenient generation of center aligned PWM
 - * Complementary mode for each pair of channels
 - All channels support independent deadtime insertion
 - * Support dithering

- * Channel output control (initialization, software control, mask control, double switch control, fault control)
 - Support 4 fault input sources
 - Support fault input from TMU or pad
 - Support fault input polarity control
 - Support fault input filter
 - Support fault input stretch
 - Support fault event generated by combinational logic
- * Relevant registers have buffer registers and support loading mechanism
- Output Compare mode
 - * The output can be configured to set, clear or toggle on match point
- Input Capture mode
 - * Support rising edges, falling edges or dual edges capture
 - * Support input filter with a prescaler
 - * Support capture test mode
 - * Support pulse width measure
- Support generating triggers
 - Output triggers with adjustable pulse width on match point
 - Output pulse with adjustable width by PWM
- Polarity control is available for each channel
- Support GTB (Global Time Base)
- Support several interrupts
 - Channel interrupt (capture interrupt and compare interrupt)
 - Counter overflow interrupt
 - Fault event interrupt
- Support DMA
- Support counter running under debug mode

The individual features are listed below:

- eTMR1 and eTMR2 support quadrature decoder mode
 - Contain an independent 16-bit counter with a clock prescaler
 - Support 4 up-down counting modes
 - Support phase A and phase B input filter
 - Support quadrature decoder counter overflow interrupt
- eTMR0 and eTMR3 support modulated output
- eTMR2 supports hall sensor input
- eTMR1 and eTMR2 support input from ACMP

4.5.5 Real Time Clock (RTC)

- 32-bit seconds counter with overflow flag and optional interrupt
- Configurable 32-bit alarm
- 16-bit prescaler with compensation that can correct errors
- Register write protection
- Configurable 1, 2, 4, 8, 16, 32, 64 or 128 Hz square wave output with optional interrupt
- Lock support of register access for control and alarm register

4.5.6 Programmable Trigger Unit (PTU)

- 8 configurable PTU channels for ADC hardware trigger

- Each trigger output can be enabled/disabled independently
- Configurable delay trigger output
- Support bypass of trigger delay
- Support software trigger source
- Support continuous mode
- Optional interrupt of counter and sequence error
- Support pulse out as ACMP's sample window

4.6 Security, Integrity and Safety

4.6.1 Cyclic Redundancy Check (CRC)

- The following CRC polynomials are implemented:
 - CRC4 (CRC-ITU):
 $X^4 + X + 1$
 - CRC16 (CRC-CCITT):
 $X^{16} + X^{12} + X^5 + 1$
 - CRC32 (CRC-ethernet):
 $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- Programmable initial seed
- Optional bit-swap in one byte is available for input data
- Optional bit-swap in one word is available for output data
- Optional bit-inversion is available for output data
- 8/16/32-bit access for CRC input data

4.6.2 Hardware Cryptography Unit (HCU)

- Support AES-128 (ECB/CBC/CMAC)
- Support both encryption and decryption
- Support secure hardware key and flexible software key
- All data is in big-endian format
- Support 1-bit, 8-bit and 16-bit data swap
- Size of input/output FIFO is up to 8*32 bits
- Support DMA transport between chip memory and input/output FIFO
- Support several interrupts
 - Operation done interrupt
 - Input FIFO empty interrupt
 - Output FIFO full interrupt
 - Input FIFO overflow interrupt
 - Output FIFO underflow interrupt
 - Input/output FIFO watermark interrupt
- Clock gating strategy is used for engine core when input/output FIFO is not ready

4.6.3 True Random Number Generator (TRNG)

- Generate a 256-bit entropy
- Monobit limit test
- Long run test
- 1 ring OSC with clock checker
- 3 interrupt sources

4.6.4 Watchdog (WDG)

- 32-bit countdown timer
- Functional clock can be selected from IPC and bus clock
- Support regular or window servicing mode
- Support reset request or interrupt for first timeout
- Hard and soft configuration lock bits
- Support fixed key for dog feeding

4.6.5 External Watchdog (EWDG)

- Independent SIRC clock source
- Programmable time-out period
- Windowed refresh option
- Provides robust check that program flow is faster than expected
- Programmable window
- Refresh operation should be done within 63 peripheral bus clock cycles
- An output pad EWDG_OUT_b is used to indicate operation error
- An input pad EWDG_IN is used for external circuit to control EWDG_OUT_b output directly

4.6.6 ECC Management Unit (EMU)

- Two channels to ECC injection and report: TCML and TCMU
- Two-stage enable mechanism to ECC injection and ECC report
- Location and correction or non-correction error can be injected
- ECC error interrupt under each enable register's control
- The last error information can be recorded, including address and syndrome

4.7 Communication Interfaces

4.7.1 Flexible Controller Area Network (FlexCAN)

- Full implementation of the CAN FD protocol and CAN Specification 2.0, Part B
 - Standard data frames
 - Extended data frames
 - Zero to sixty-four bytes data length
 - Programmable bit rate
 - Content-related addressing
- Compliant with the ISO 11898-1 standard
- Silicon-proven implementation passing ISO 16845-1:2016 CAN conformance tests
- Flexible mailboxes configurable to store 0 to 8, 16, 32, or 64 bytes data length
- Each mailbox configurable as receive or transmit, all supporting standard and extended messages
- Individual Rx Mask registers per mailbox
- Full-featured Legacy Rx FIFO with storage capacity for up to 6 CAN frames and automatic internal pointer handling with DMA support
- Full-featured Enhanced Rx FIFO with storage capacity for up to 20 CAN FD frames and automatic internal pointer handling with DMA support
- Transmission abort capability
- Flexible message buffers, totaling 64 message buffers of 8 bytes data length each, configurable as Rx or Tx
- Programmable clock source to the CAN Protocol Engine, either peripheral clock or oscillator clock
- RAM not used by reception or transmission structures can be used as general purpose RAM space

- Listen-Only mode capability
- Programmable Loop-Back mode supporting self-test operation
- Programmable transmission priority scheme: lowest ID, lowest buffer number, or highest priority
- Time stamp based on 16-bit free-running timer with an optional external time tick or high-resolution 32-bit on-chip timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independence from the transmission medium (an external transceiver is assumed)
- Short latency time due to an arbitration scheme for high-priority messages
- Low-power modes, with programmable wakeup on bus activity or matching with received frames (Pretended Networking)
- Transceiver Delay Compensation feature when transmitting CAN FD messages at faster data rates
- Remote request frames may be managed automatically or by software
- CAN bit time settings and configuration bits can only be written in Freeze mode
- Tx mailbox status (lowest priority buffer or empty buffer)
- Identifier Acceptance Filter Hit Indicator (IDHIT) register for received frames
- SYNCH bit available in Error in Status 1 register to indicate that the FlexCAN is synchronous with CAN bus
- CRC status for transmitted message
- Legacy Rx FIFO Global Mask register
- Selectable priority between mailboxes and Rx FIFO during matching process
- Powerful Legacy Rx FIFO ID filtering, capable of matching incoming IDs against either 128 extended, 256 standard, or 512 partial (8 bit) IDs, with up to 32 ID Filter Table elements
- Powerful Enhanced Rx FIFO ID filtering, capable of matching incoming IDs against either 64 extended or 128 standard ID filter elements with three filtering schemes: mask + filter, range, and two filters without mask
- 100% backward compatibility with previous FlexCAN version
- Supports Pretended Networking functionality in low-power modes: Deepsleep mode

4.7.2 Local Interconnect Network (LINFlexD)

- LINFlexD common features in both LIN and UART mode:
 - Support asynchronous functional clock from IPC
 - Fractional baud rate generator
 - Three operating modes for power saving and configuration registers lock
 - * Initialization
 - * Normal
 - * Sleep
 - Test mode: Loop Back
 - Maskable interrupts
- LIN mode features include:
 - Support edge wakeup under low power mode
 - Support for LIN protocol versions 1.3, 2.0, 2.1 and 2.2
 - Bit rates up to 20 Kbit/s (LIN protocol)
 - Master/slave modes
 - Classic and enhanced checksum calculation and check
 - Single 8-byte buffer or FIFO for transmission/reception
 - Timeout management
 - Identifier filters
 - DMA interface
 - Support for 16 identifiers

- Master mode with autonomous message handling
- Wakeup event on dominant bit detection
- True LIN field state machine
- Advanced LIN error detection
- Header, response and frame timeout
- Slave mode
 - * Autonomous header handling
 - * Autonomous transmit/receive data handling
- Identifier filters for autonomous message handling in slave mode
- Separate clock for baud rate calculation
- UART mode features include:
 - Full-duplex communication
 - Separate clock for baud rate calculation
 - 7/8 bits data, parity
 - 1/2/3 stop bits
 - 12-bit + parity reception
 - 4-byte buffer for reception; 4-byte buffer for transmission
 - 12-bit counter for timeout management
 - The maximum baud rate achievable is $\text{ipg_baud_clk}/4$ Mbit/s
 - For bit rate $\leq \text{ipg_baud_clk}/16$ Mbit/s
 - * 16 times oversampling
 - * 3:1 majority voting
 - For $\text{ipg_baud_clk}/16$ Mbit/s $<$ bit rate $\leq \text{ipg_baud_clk}/8$ Mbit/s
 - * Reduced oversampling programmable by software
 - * 3:1 majority voting for reduced oversampling of 8 samples per bit
 - For $\text{ipg_baud_clk}/8$ Mbit/s $<$ bit rate $\leq \text{ipg_baud_clk}/4$ Mbit/s
 - * Reduced oversampling programmable by software
 - * 1:1 voting for all reduced oversampling of 4, 5 and 6 samples per bit

4.7.3 Serial Peripheral Interface (SPI)

- Support clock polarity and phase configuration
- Configurable frame size
- Transmit/Receive FIFO
- Support single line mode
- Support master and slave mode
- Support Transmit/Receive via DMA

4.7.4 Inter-Integrated Circuit (I2C)

- Support standard, fast, fast plus, high speed and ultra fast mode
- Support 7-bit/10-bit address mode with master and slave
- Support SMBus mode
- Support multi-master arbitration and synchronization
- Support master and slave clock stretching
- Transmit/Receive FIFO (master only)
- Analog and digital filter on both SCL and SDA pins
- Support Transmit/Receive via DMA
- I2C1 doesn't support slave mode

4.7.5 Single Edge Nibble Transmission (SENT)

- Always acts as a receiver
- Support selectable functional clock for message receiving
- Support two channels for different devices
- Support SENT protocol specification J2716 JAN2010
- Support programmable input filter for each channel
- Support configurable receive tick times from 3 μ s to 90 μ s for each channel
- Support auto compensation for variation in SENT transmit clock up to $\pm 25\%$
- Support configurable number of data nibbles for each channel
- Support status nibble optionally included in the checksum
- Support pause pulse for each channel
- Support separate channel buffer for storing Fast and Slow Serial Message
- Support FIFO mode to store Fast Message from all channels
- Support DMA to access Fast and Slow Serial Message
- Support time stamp for all receive message
- Support varied interrupts
 - Fast Message receive interrupt
 - Slow Serial Message receive interrupt
 - Channel receive error interrupt
 - FIFO/buffer overflow and underflow interrupt
 - Wake up interrupt (any channel busy to trigger)

4.8 Human Machine Interface

4.8.1 General Purpose Input/Output (GPIO)

- Port Data Output register with corresponding set/clear/toggle registers
- Port Data Input register
- Port Data Direction register
- Digital filter for data inputs
- Inversion for data inputs
- Interrupt and DMA
 - Interrupt flag and enable registers for each pin
 - Support for edge sensitive (rising, falling, both) or level sensitive (low, high)
 - Asynchronous Wake-up in Low-power mode
 - Support for interrupt or DMA request
 - Pin interrupt is functional in all digital pin muxing modes

4.8.2 Port Controller (PCTRL)

- Individual pull control fields with pullup, pulldown, and pull-disable support
- Individual slew rate field supporting fast and slow slew rates
- Individual input passive filter field supporting enable and disable of the individual input passive filter on selected pins
- Individual high drive strength enable on selected pins.
- Individual mux control field supporting analog or pin disabled, GPIO, and up to 6 chip-specific digital functions

5 Ordering Information

The following chips are available for ordering.

Table 1: Ordering table

Product	Memory		Package		IO and ADC channel		Communication
Part number	Flash(KB)	SRAM(KB)	Pin count	Package	GPIOs (Normal)	ADC channels	FlexCAN
YTM32B1MD14G0MLLT	512 KB	64 KB	100	LQFP	87	32	3
YTM32B1MD14G0MLHT	512 KB	64 KB	64	LQFP	56	27	3
YTM32B1MD14G0MLHIT	512 KB	64 KB	64	LQFP	56	27	3

5.1 Part Number Information




Figure 2: Part Numbers Field

Table 2: Part Number Field Description

Field	Description	Values					
YTM	Product Status	YTM: Qualified PTM: Prototype					
32	MCU Type	32: 32-bit					
B	Product Line	B: General D: Dashboard P: Powertrain V: Vision N: Network					
1	Generation	1st generation product					
MD	Level	Hx: High end Mx: Middle end Lx: Low end					
1	Major Revision	2nd revision					
4	Memory Size		1	2	3	4	5
		H	2M	4M	6M	8M	-
		M	64K	128K	256K	512K	1M
		L	8K	16K	32K	64K	128K
G0	Reserved	Reserved					
M	Ambient Temperature	C: -40°C ~85°C V: -40°C ~105°C M: -40°C ~125°C W: -40°C ~150°C					
LL	Package	Pins	LQFP		QFN		BGA
		32	LE		FM		-
		48	LF		-		-
		64	LH		-		-
		100	LL		-		MH
		144	LQ		-		-
		176	LU		-		-
		205	-		-		MK
		257	-		-		MM
		289	-		-		MQ
I	Optional Feature	I: ISELED					
T ¹	Packing	T: Trays/Tubes R: Tape and Reel					

1. The chip mark will not contain packing information

6 Electrical Characteristics

6.1 Ratings

6.1.1 Thermal Operating Characteristics

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
$T_{A \text{ M-Grade Part}}$	Ambient temperature under bias	-40	–	125	°C
$T_{J \text{ M-Grade Part}}$	Junction temperature under bias	-40	–	150	°C

6.1.2 Moisture Handling Ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	3	3		1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices

6.1.3 ESD Handling Ratings

Symbol	Description	Min.	Max.	Unit	Notes
V_{HBM}	Electrostatic discharge voltage, human body model	-4000	4000	V	1
V_{CDM}	Electrostatic discharge voltage, charged-device model				2
	All pins except the corner pins	-500	500	V	
	Corner pins only	-750	750	V	
I_{LAT}	Latch-up current at ambient temperature of 125 °C	-100	100	mA	3
	Latch-up current at ambient temperature of 25 °C	-200	200	mA	

1. Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

6.2 DC Characteristics

6.2.1 Absolute Maximum Ratings

Table 6: Absolute maximum ratings for YTM32B1MD1x series

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	-0.3	5.8 ¹	V	
I_{VDD}	Maximum current into V_{DD}	–	150	mA	
V_{IO}	Digital/Analog IO Input voltage	-0.3	$V_{DD} + 0.3$	V	

Table 6 continued from previous page

Symbol	Description	Min.	Max.	Unit	Notes
I_O	Instantaneous maximum current of single pin	-25	25	mA	
V_{DDA}	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V	

1. 60 seconds lifetime - No restrictions i.e. the part is not held in reset and can switch.

10 hours lifetime - The part is held in reset by an external circuit i.e. the part cannot switch.

NOTE:

- The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.
- The device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

6.2.2 Voltage and Current Operating Requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	2.97	5.5	V	
V_{DDA}	Analog supply voltage	2.97	V_{DD}	V	
V_{REFH}	Reference voltage	2.97	V_{DDA}	V	
$V_{DD} - V_{DDA}$	V_{DD} to V_{DDA} differential voltage	-0.1	0.1	V	
I_{ICIO}^1	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-1	1	mA	
I_{ICcont}	Contiguous pin DC injection current – regional limit, includes sum of positive rejection currents of 16 contiguous pins	–	15	mA	
T_{ramp}	MCU supply ramp rate	5 V/100ms	100 V/ms	–	

1. All pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is less than $V_{SS} - 0.3V$ or greater than $V_{DD} + 0.3V$, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $R = (V_{SS} - 0.3V - V_{IN}) / |I_{ICIO}|$. The positive injection current limiting resistor is calculated as $R = [V_{IN} - (V_{DD} + 0.3V)] / |I_{ICIO}|$. The actual resistor values should be an order of magnitude higher to tolerate transient voltages.

6.2.3 DC Electrical Specifications at 3.3V

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V_{DD}	I/O supply voltage	2.97	3.3	4.0	V	
V_{ih}	Input buffer high voltage	$0.7 * V_{DD}$	–	$V_{DD} + 0.3$	V	
V_{il}	Input buffer low voltage	$V_{SS} - 0.3$	–	$0.3 * V_{DD}$	V	
V_{hys}	Input buffer hysteresis	$0.05 * V_{DD}$	–	$0.3 * V_{DD}$	V	

Table 8 continued from previous page

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
I_{oh}	Normal drive I/O current source capability measured when pad = ($V_{DD} - 0.8V$)	4	10.4	–	mA	
I_{ol}	Normal drive I/O current sink capability measured when pad = 0.8V	3	11.4	–	mA	
I_{oh}	High drive I/O current source capability measured when pad = ($V_{DD} - 0.8V$)	7	–	–	mA	
I_{ol}	High drive I/O current sink capability measured when pad = 0.8V	7	–	–	mA	
I_{leak}	Hi-Z (Off state) leakage current (per pin) @25°C	–	–	8	nA	
	Hi-Z (Off state) leakage current (per pin) @125°C	–	–	8	μA	
V_{OH}	Output high voltage					
	Normal drive pad ($2.97V \leq V_{DD} \leq 4.0V$, $I_{OH} = -2.8mA$)	$V_{DD} - 0.8$	–	V_{DD}	V	
V_{OL}	Output low voltage					
	Normal drive pad ($2.97V \leq V_{DD} \leq 4.0V$, $I_{OL} = -2.8mA$)	V_{SS}	–	0.8	V	
I_{OLT}	Output low current total for all ports	–	–	70	mA	
I_{IN}	Input leakage current (per pin) for full temperature range					
	Normal pins	–	0.002	0.6	μA	
	High Drive pins	–	0.005	0.6	μA	
R_{PU}	Internal pull-up resistors	20	–	100	kΩ	
R_{PD}	Internal pull-down resistors	20	–	105	kΩ	

6.2.4 DC Electrical Specifications at 5.0V

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V_{DD}	I/O supply voltage	4	5	5.5	V	
V_{ih}	Input buffer high voltage	$0.7 * V_{DD}$	–	$V_{DD} + 0.3$	V	
V_{il}	Input buffer low voltage	$V_{SS} - 0.3$	–	$0.3 * V_{DD}$	V	
V_{hys}	Input buffer hysteresis	$0.05 * V_{DD}$	–	$0.3 * V_{DD}$	V	
I_{oh}	Normal drive I/O current source capability measured when pad = ($V_{DD} - 0.8V$)	5	10	–	mA	

Table 9 continued from previous page

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
I_{ol}	Normal drive I/O current sink capability measured when pad = 0.8V	5	10	–	mA	
I_{oh}	High drive I/O current source capability measured when pad = ($V_{DD} - 0.8V$)	9	–	–	mA	
I_{ol}	High drive I/O current sink capability measured when pad = 0.8V	9	–	–	mA	
I_{leak}	Hi-Z (Off state) leakage current (per pin) @25°C	–	–	8	nA	
	Hi-Z (Off state) leakage current (per pin) @125°C	–	–	8	μA	
V_{OH}	Output high voltage					
	Normal drive pad ($4V \leq V_{DD} \leq 5.5V$, $I_{OH} = -2.8mA$)	$V_{DD} - 0.8$	–	V_{DD}	V	
V_{OL}	Output low voltage					
	Normal drive pad ($4V \leq V_{DD} \leq 5.5V$, $I_{OL} = -2.8mA$)	V_{SS}	–	0.8	V	
I_{OLT}	Output low current total for all ports	–	–	70	mA	
I_{IN}	Input leakage current (per pin) for full temperature range					
	Normal pins	–	0.002	0.6	μA	
	High Drive pins	–	0.005	0.6	μA	
R_{PU}	Internal pull-up resistors	20	–	70	$k\Omega$	
R_{PD}	Internal pull-down resistors	20	–	70	$k\Omega$	

6.2.5 Power and Ground Pins




Figure 3: Pinout Decoupling

Symbol	Description	Min.	Typ.	Max.	Unit
$C_{REF}^{1,2}$	ADC reference high decoupling capacitance	50	100	200	nF
$C_{DEC0}^{2,3}$	Recommended decoupling capacitance for V_{DD5}	1	2.2	10	μ F
$C_{DEC1}^{2,3}$	Recommended bypass decoupling capacitance for V_{DD5}	50	100	200	nF
C_{VDD11}	Internal PMC, LDO voltage	1	2.2	10	μ F
C_{VDD11_FLT}	Internal PMC, LDO voltage, ripple filter	50	100	200	nF
C_{VDD25}	Internal PMC, LDO voltage	0.1	0.22	1	μ F

1. For improved ADC performance it is recommended to use 1 nF X7R/C0G and 10 nF X7R ceramics in parallel.
2. The capacitors should be placed as close as possible to the VREFH/VREFL pins or corresponding VDD/VSS pins.
3. The requirement and value of CDEC will be decided by the device application requirement.

6.2.6 POR, LVR and LVD Operating Requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{POR}	Rising and falling V_{DD} POR detect voltage	1.3	1.7	2.1	V	
V_{LVD}	Falling low-voltage threshold	2.7	–	2.9	V	
V_{LVD_HYST}	LVD hysteresis	–	20	–	mV	

6.2.7 Power Mode Transition Operating Behaviors

Description	System clock	Frequency	Min.	Typ.	Max.
SLEEP -> ACTIVE	FIRC	96MHz	–	800ns	–
SLEEP -> ACTIVE	FXOSC	24MHz	–	14.2 μ s	–
SLEEP -> ACTIVE	PLL	120MHz	–	200ns	–
DEEPSLEEP -> ACTIVE	FIRC	96MHz	–	800ns	–
DEEPSLEEP -> ACTIVE	FXOSC	24MHz	–	584 μ s	–
DEEPSLEEP -> ACTIVE	PLL	120MHz	–	907 μ s	–
STANDBY -> ACTIVE	FIRC	96MHz	–	800ns	–
STANDBY -> ACTIVE	FXOSC	24MHz	–	900 μ s	–
STANDBY -> ACTIVE	PLL	120MHz	–	951 μ s	–
POWERDOWN -> ACTIVE	FIRC	96MHz	–	120 μ s	–
POWERDOWN -> ACTIVE	FXOSC	24MHz	–	228 μ s	–
POWERDOWN -> ACTIVE	PLL	120MHz	–	202 μ s	–
T_{POR}	FIRC(reset value)	96MHz	–	350 μ s	–

6.2.8 Power Consumption

Mode	Symbol	System clock	Description	Temperature	Min	Typ	Max	Units
ACTIVE	I _{DD_ACTIVE}	PLL	Running while(1) loop in flash, all peripheral clock disabled. core @120MHz V _{DD} =5V	≤ 25 °C	–	13.4	30	mA
				125 °C	–	15.0	40	mA
SLEEP	I _{DD_SLEEP}	PLL	Sleep mode current, V _{DD} =5V Core Frequency @120MHz SIRC enabled	≤ 25 °C	–	9.0	20	mA
				125 °C	–	10.7	30	mA
DEEPSLEEP	I _{DD_DEEPSLEEP}	PLL	Deepsleep mode current, V _{DD} =5V SIRC disabled	≤ 25 °C	–	1.9	10	mA
				125 °C	–	3.4	15	mA
STANDBY	I _{DD_STANDBY}	PLL	Standby mode current, V _{DD} =5V SIRC disabled	≤ 25 °C	–	185.8	600	μA
				125 °C	–	1.6	6	mA
POWERDOWN	I _{DD_POWERDOWN}	PLL	Powerdown mode current, V _{DD} =5V SIRC disabled	≤ 25 °C	–	24.7	150	μA
				125 °C	–	211.3	500	μA

6.2.9 Power Sequence

6.2.9.1 Power Up Sequence

Hardwares must follow the sequence below to ensure that the chip is powered up properly.

1. VDD must be powered up first.
2. VDDA must be powered up later than or at the same time as VDD.
3. VREFH must be powered up later than or at the same time as VDDA.




Figure 4: Power Sequence

6.2.9.2 MCU Power Supply Ramp Rate

During the power-up sequence of MCU, it is critical that the power supply maintains a ramp-rate within the specified range, starting from V_{DD_OFF} at 0.1V and rising to the MCU's operational voltage level (V_{DD}). Failure to comply with this specification may result in unintended behavior, operational stagnation or even damage to the MCU.




Figure 5: Power Supply Ramp Rate

6.3 AC Characteristics

6.3.1 Power Supply Fluctuation Requirements

1. The power supply fluctuation must be maintained within $\pm 10\%$ of the power supply voltage, and the fluctuation frequency should not exceed 100 KHz.
2. The maximum power supply fluctuation should not exceed $\pm 20\%$ of the power supply voltage, and in this case, the fluctuation frequency should be less than 30 KHz.
3. Power supply fluctuations exceeding the above requirements may cause chip abnormalities.


6.3.2 Device Clock Specifications

Symbol	Description	Min.	Max.	Unit	Notes
f_{core}	System and core clock	—	120	MHz	
f_{fbus}	Fast bus clock	—	120	MHz	
f_{sbus}	Slow bus clock	—	40	MHz	

6.3.3 I/O Electrical Characteristics

6.3.3.1 AC Electrical Characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and the rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is $V_{IL} + (V_{IH} - V_{IL}) / 2$

Figure 6: Input Signal Measurement Reference

All digital I/O switching characteristics, unless otherwise specified, assume that the output pins have the following characteristics.

- $C_L = 30\text{pF}$ loads
- Normal drive strength

6.4 Peripheral Operating Requirements and Behaviors

6.4.1 FXOSC(4~40 MHz) Characteristics

The following diagram is FXOSC circuit.




Figure 7: FXOSC Diagram

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I _{DDOSC}	FXOSC oscillator	–	0.8	–	mA	
V _{IH}	Input high voltage – EXTAL pin in external clock mode, V _{DD} =5V	V _{DD} * 0.7	–	V _{DD}	V	


Table 15 continued from previous page

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	Input high voltage – EXTAL pin in external clock mode, $V_{DD}=3.3V$	$V_{DD} * 0.7$	–	V_{DD}	V	
V_{IL}	Input low voltage – EXTAL pin in external clock mode, $V_{DD}=5V$	V_{SS}	–	$V_{DD} * 0.3$	V	
	Input low voltage – EXTAL pin in external clock mode, $V_{DD}=3.3V$	V_{SS}	–	$V_{DD} * 0.3$	V	
T_{FXOSC}	FXOSC startup time (24MHz oscillator)	–	0.5	–	ms	
D_{FXOSC}	Duty of FXOSC (24MHz oscillator)	45	50	55	%	
F_{FXOSC}	FXOSC frequency range	4	–	40	MHz	
C_1	Load capacitance	–	–	–	pF	1
C_2	Load capacitance	–	–	–	pF	
R_F	FXOSC Internal feedback resistor	350	500	650	K Ω	
V_{PP}	Peak-to-peak amplitude of oscillation (24MHz oscillator)	0.7	2.25	V_{DD}	V	

1. Crystal oscillator circuit provides stable oscillations when $g_{mXOSC} > 5 * g_{m_crit}$. The g_{m_crit} is defined as: $g_{m_crit} = 4 * (ESR + R_S) * (2\pi F)^2 * (C_0 + C_L)^2$

where:

- g_{mXOSC} is the transconductance of the internal oscillator circuit
- ESR is the equivalent series resistance of the external crystal
- R_S is the series resistance connected between XTAL pin and external crystal for current limitation
- F is the external crystal oscillation frequency
- C_0 is the shunt capacitance of the external crystal
- C_L is the external crystal total load capacitance. $C_L = C_S + [C_1 * C_2 / (C_1 + C_2)]$
- C_S is stray or parasitic capacitance on the pin due to any PCB traces
- C_1, C_2 external load capacitances on EXTAL and XTAL pins.



- The internal circuitry of the chip utilizes an I_d current source as the load for the amplifier circuit, with an NMOS transistor serving as the amplifying transistor. When the gain (G_m) of the amplifying transistor is greater than the intrinsic gain (G_{mcr}) of the external crystal oscillator, theoretically, the crystal oscillator will start to oscillate. Generally, it is required that $G_m > 5 * G_{mcr}$.

- R_{fb} provides the DC bias point for the input terminal of the amplifying transistor.

Figure 8: Block Diagram of Crystal Oscillator Circuit

Table 16: Startup Time - Gain Selection for Gmxosc of 40MHz Crystal Oscillator Circuits (Simulation)

Gain Setting	Gm (at statup)			Unit
	Min.	Typ.	Max.	
0x0			0	mS
0x1	1.1	1.3	1.5	mS
0x2	2.2	2.6	3.0	mS
0x3	3.3	3.8	4.5	mS
0x4	2.5	3.0	3.5	mS
0x5	3.6	4.3	5.0	mS
0x6	4.7	5.5	6.5	mS
0x7	5.8	6.8	8.0	mS
0x8	5.1	6.0	7.0	mS
0x9	6.2	7.2	8.5	mS
0x10	7.3	8.5	10.0	mS
0x11	8.3	9.8	11.5	mS
0x12	7.6	8.9	10.5	mS
0x13	8.7	10.2	12.0	mS
0x14	9.8	11.5	13.5	mS
0x15	10.9	12.8	15.1	mS

6.4.2 PLL Characteristics

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
F _{ref}	PLL reference frequency range	8	–	96	MHz	
F _{input}	PLL input frequency	8	–	24	MHz	5
F _{vco}	VCO frequency	200	–	240	MHz	
F _{out}	Out frequency	100	–	120	MHz	1, 4
N _{ref_div}	Reference clock predivider divider	1	–	16		2
N _{fd_div}	VCO feedback divider	10	–	64		3

1. PLL OUT divider is 2, $F_{out} = F_{vco}/2$

2. PLL clock reference divider is from 1 to 16. If need to re-configure. It is recommended to switch to other clock source, then disable PLL, and configure PLL reference divider, switch to PLL, and enable it finally.

3. PLL clock feedback divider is from 10 to 64. It is recommended to switch to other clock source, then disable PLL, and configure PLL reference divider, switch to PLL, and enable it finally.

4. $F_{out} = \frac{F_{ref}}{2 * N_{ref_div}} * N_{fb_div}$

5. $F_{input} = \frac{F_{ref}}{N_{ref_div}}$

6.4.3 FIRC(96 MHz) Characteristics

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
F _{FIRC}	Fast internal reference frequency	–	96	–	MHz	


Table 18 continued from previous page

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
ACC _{FIRC}	FIRC frequency accuracy, factory trimmed @ 25 °C	-2.0	–	2.0	%	
	FIRC frequency accuracy, factory trimmed @ 125 °C	-3.5	–	3.5	%	
I _{FIRC}	FIRC operating current	–	90	–	μA	
T _{Startup}	Startup time	–	–	3	μs	

6.4.4 SIRC(12 MHz) Characteristics

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
F _{SIRC}	Slow internal reference frequency	–	12	–	MHz	
ACC _{SIRC}	SIRC frequency accuracy, factory trimmed @25 °C	-10	–	10	%	
	SIRC frequency accuracy, factory trimmed @ 125 °C	-20	–	20	%	
I _{SIRC}	SIRC operating current	–	9.2	–	μA	
T _{Startup}	Startup time	–	–	10	μs	

6.4.5 ADC Characteristics



Note: R_{IN} is the internal resistance of signal source.

Figure 9: ADC Circuit

Symbol	Description	Test condition	Min.	Typ.	Max.	Unit	Notes
V_{DDA}	Analog supply voltage		2.97	5.0	5.5	V	
I_{DDA}	Analog supply current		–	1.35	–	mA	
ΔV_{DDA}	$V_{DD} - V_{DDA}$		0	–	100	mV	
V_{REFH}	Reference voltage		2.97	–	V_{DDA}	V	
I_{REFH}	Reference current		–	–	800	μA	
V_{IN}	Input voltage		0	–	V_{REFH}	V	
R_{SMP}	Sampling switch impedance		0.18	0.64	1.5	$k\Omega$	
C_{EXT}	External capacitance		50	–	–	nF	
C_P	Pin Capacitance		–	6	–	pF	
C_S	Sampling capacitance		–	6	7	pF	

Symbol	Description	Test condition ¹	Min.	Typ.	Max.	Unit	Notes
$T_{STARTUP}$	Analog startup time		2	–	–	μs	
T_{SAMPLE}	Sampling time		100	–	1000	ns	
T_{sample_TS}	Tempsensor sampling time		500	–	2000	ns	

1. These parameters of this table can be configured by register, please refer to Reference Manual for details.

Symbol	Description	Test condition	Min.	Typ.	Max.	Unit	Notes
DNL	Differential nonlinear	12-bit resolution	–	± 1.0	–	LSB	
INL	Integer nonlinear	12-bit resolution	–	± 2.0	–	LSB	
E_{GAIN}	Gain error	12-bit resolution	–	2.0	–	LSB	
E_{OFFSET}	Offset error	12-bit resolution	–	1.1	–	LSB	
ACC_{TS}	Temperature sensor accuracy		-10		10	$^{\circ}C$	
K^1	Slope of temperature and voltage curve	ADC sampling time=500ns		536.9			$^{\circ}C / V$
F_{ADC}	ADC conversion clock		0.1		2	MHz	²

1. $T = C - K \cdot V$, see Reference Manual for details.

2. ADC conversion clock = ADC function clock / [(ipc_divider + 1) * (adc_clock_div + 1)]

6.4.6 ACMP Characteristics

Symbol	Description	Test condition	Min.	Typ.	Max.	Unit	Notes
V_{ACMP}^1	Analog supply voltage		2.97	5.0	5.5	V	

Table 23 continued from previous page

Symbol	Description	Test condition	Min.	Typ.	Max.	Unit	Notes
$I_{ACMP_Low_Power}$	Analog supply current in low power mode		–	4	–	μA	
$I_{ACMP_High_Speed}$	Analog supply current in high speed mode		–	105	–	μA	
$V_{INOFFSET}$	Analog input offset voltage		-10	–	10	mV	
V_{IN}	Analog input voltage		0	–	V_{DD}	V	
V_{HYST0}	Analog comparator hysteresis 0		10	15	21	mV	
V_{HYST1}	Analog comparator hysteresis 1		16	26	37	mV	
V_{HYST2}	Analog comparator hysteresis 2		26	41	57	mV	
DAC_{DNL}	Differential nonlinear		–	± 1	–	LSB	

1. ACMP connects to VDD.

6.4.7 SPI Characteristics¹

Num.	Symbol	Description	Conditions	Min.	Max.	Unit
	f_{func}^2	Functional frequency	Slave	–	60	MHz
			Master	–	60	MHz
			Master Loopback ⁴	–	60	MHz
1	f_{op}	Frequency of operation	Slave	–	12.5	MHz
			Master	–	25	MHz
			Master Loopback ⁴	–	25	MHz
2	t_{SCK}	SCK period	Slave	80	–	ns
			Master	40	–	ns
			Master Loopback ⁴	40	–	ns
3	t_{PCSSCK}^5	PCS to SCK delay	Slave	–	–	ns
			Master	$(PCSSCK+1) * t_{delay}^3 - 22$	–	ns
			Master Loopback ⁴	$(PCSSCK+1) * t_{delay}^3 - 22$	–	ns
4	t_{SCKPCS}^6	After SCK delay	Slave	–	–	ns
			Master	$(SCKPCS+1) * t_{delay}^3 - 22$	–	ns
			Master Loopback ⁴	$(SCKPCS+1) * t_{delay}^3 - 22$	–	ns
5	t_{WSCK}^7	Clock (SCK) high or low time	Slave	$t_{SCK}/2 - 1$	$t_{SCK}/2 + 1$	ns
			Master	$t_{SCK}/2 - 1$	$t_{SCK}/2 + 1$	ns
			Master Loopback ⁴	$t_{SCK}/2 - 1$	$t_{SCK}/2 + 1$	ns
6	t_{setup}	Data setup time (inputs)	Slave	8	–	ns
			Master	22	–	ns
			Master Loopback ⁴	5	–	ns
7	t_{holdin}	Data hold time (inputs)	Slave	0	–	ns
			Master	0	–	ns
			Master Loopback ⁴	2	–	ns
8	t_{valid}	Data valid (after SCK edge)	Slave	–	24	ns
			Master	–	8	ns
			Master Loopback ⁴	–	8	ns

Table 24 continued from previous page

Num.	Symbol	Description	Conditions	Min.	Max.	Unit
9	t_{holdout}	Data hold time (outputs)	Slave	0	–	ns
			Master	0	–	ns
			Master Loopback ⁴	0	–	ns
10	$t_{\text{RI/FI}}$	Rise/Fall time input	Slave	–	5	ns
			Master	–	5	ns
			Master Loopback ⁴	–	5	ns
11	$t_{\text{RO/FO}}$	Rise/Fall time output	Slave	–	7	ns
			Master	–	7	ns
			Master Loopback ⁴	–	7	ns

1. The trace length for the SCK pad should be kept as short as possible when used in Master loopback mode, and it does not support off-board communication.

2. f_{func} = SPI functional clock, which is generated from IPC.


3. $t_{\text{delay}} = (1/f_{\text{op}}) * 2^{\text{TXCFG}[\text{PRESCALE}]}$.

4. Master Loopback mode - In this mode SCK clock is delayed for sampling the input data which is enabled by setting SPI_CTRL[SPDEN] bit as 1.

5. Set the PCSSCK configuration bit as 0, for a minimum of 1 delay cycle of SPI delay clock, where PCSSCK ranges from 0 to 255.

6. Set the SCKPCS configuration bit as 0, for a minimum of 1 delay cycle of SPI delay clock, where SCKPCS ranges from 0 to 255.

7. While selecting odd dividers, ensure Duty Cycle is meeting this parameter.



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 10: SPI Master Mode Timing (CHPA=0)




Figure 11: SPI Master Mode Timing (CHPA=1)




Figure 12: SPI Slave Mode Timing (CHPA=0)




Figure 13: SPI Slave Mode Timing (CHPA=1)

6.4.8 NVM Specifications

6.4.8.1 Flash Timing Specifications - Commands

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
T _{pgm}	Program execution time	–	45	47	μs	
T _{sector_erase}	Sector erase execution time	–	16	–	ms	
T _{block_erase}	Block erase execution time	–	16	–	ms	
T _{chip_erase}	Chip erase execution time	–	16	–	ms	
T _{erase_retry}	Erase retry execution time	–	1	16	ms	

6.4.8.2 Reliability Specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
t _{nvmmretp1k}	Data retention after up to 1K cycles	20	100	–	years	
t _{nvmmretp10k}	Data retention after up to 10K cycles	5	50	–	years	
t _{nvmmcycp}	Cycling endurance	100,000	–	–	cycles	

6.4.9 Debug Module Electrical

6.4.9.1 SWD Electrical Specifications

Table 27: SWD full voltage range electricals

Symbol	Description	Min.	Typ.	Max.	Unit
T1	SWD_CLK frequency	–	–	20	MHz
T2	SWD_CLK cycle period	50	–	–	ns
T3	SWD_CLK pulse width	20	–	–	ns
T4	SWD_CLK rise and fall time	–	–	3	ns
T5	SWD_CLK input data setup time to SWD_CLK rise edge	8	–	–	ns
T6	SWD_CLK input data hold time after SWD_CLK rise edge	1.5	–	–	ns
T7	SWD_CLK high to SWD_DIO output data valid	–	–	35	ns
T8	SWD_CLK high to SWD_DIO output data Hi-Z	5	–	–	ns




Figure 14: SWD Clock Timing




Figure 15: SWD Data Timing

6.4.9.2 JTAG Electrical Specifications

Table 28: JTAG Electrical Specifications

Symbol	Description	Active				Unit
		5.0V IO		3.3V IO		
		Min.	Max.	Min.	Max.	
J1	TCLK frequency					MHz
	Boundary Scan	–	20	–	20	
	JTAG	–	20	–	20	
J2	TCLK cycle period	1/J1	–	1/J1	–	ns
J3	TCLK clock pulse width					ns
	Boundary Scan	J2/2 - 5	J2/2 + 5	J2/2 - 5	J2/2 + 5	
	JTAG					
J4	TCLK rise and fall times	–	1	–	1	ns
J5	Boundary scan input data setup time to TCLK rise	5	–	5	–	ns

Table 28 continued from previous page

Symbol	Description	Active				Unit
		5.0V IO		3.3V IO		
		Min.	Max.	Min.	Max.	
J6	Boundary scan input data hold time after TCLK rise	5	–	5	–	ns
J7	TCLK low to boundary scan output data valid	–	28	–	32	ns
J8	TCLK low to boundary scan output data invalid	0	–	0	–	ns
J9	TCLK low to boundary scan output high-Z	–	28	–	32	ns
J10	TMS, TDI input data setup time to TCLK rise	3	–	3	–	ns
J11	TMS, TDI input data hold time after TCLK rise	2	–	2	–	ns
J12	TCLK low to TDO data valid	–	28	–	32	ns
J13	TCLK low to TDO data invalid	0	–	0	–	ns
J14	TCLK low to TDO high-Z	–	28	–	28	ns




Figure 16: JTAG Clock Timing




Figure 17: JTAG Data Timing

6.5 Thermal Attributes

Table 29: Thermal Characteristics

Package Family	Package Type	Thermal Resistance			Unit
		R _{JA}	R _{JC}	R _{JB}	
LQFP	LQFP48L	78	16	32	°C/W
	LQFP64L	65	13	30	°C/W
QFN	QFN48L	30	9	10	°C/W

NOTE: Based on environmental simulation per JEDEC standards, the PCB is a JEDEC-compliant 2S2P board. Data in this table is for reference only.

7 Pinouts

7.1 IO Signal Description

The pinouts signal description is as follows:

Table 30: Pinmux Table

100 LQFP	64 LQFP	NAME	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	-	PTE_16	-	PTE_16	-	SPI2_SIN	eTMR2_CH7	-	-	TMU_OUT7
2	-	PTE_15	-	PTE_15	-	SPI2_SCK	eTMR2_CH6	-	-	TMU_OUT6
3	1	VDD11	VDD11	-	-	-	-	-	-	-
4	2	VDD25	VDD25	-	-	-	-	-	-	-
5	3	PTE_11	-	PTE_11	SPI2_PCS0	lpTMR0_ALT1	eTMR2_CH5	SENT_RX_IN1	ETM_TRACE_D0	TMU_OUT5
6	4	PTE_10	-	PTE_10	SCU_CLKOUT	SPI2_PCS1	eTMR2_CH4	-	-	TMU_OUT4
7	-	PTE_13	-	PTE_13	-	SPI2_PCS2	eTMR2_FLT0	-	-	-
8	5	PTE_5	-	PTE_5	TCLK_IN2	eTMR2_QD_PHA	eTMR2_CH3	CAN0_TX	-	EWDG_IN
9	6	PTE_4	-	PTE_4	ETM_TRACE_D1	eTMR2_QD_PHB	eTMR2_CH2	CAN0_RX	-	EWDG_OUT_b
10	7	VDD	VDD	-	-	-	-	-	-	-
11	8	VDDA	VDDA	-	-	-	-	-	-	-
12	9	VREFH	VREFH	-	-	-	-	-	-	-
13	-	VREFL	VREFL	-	-	-	-	-	-	-
14	10	VSS	VSS	-	-	-	-	-	-	-
15	11	PTB_7	EXTAL	PTB_7	I2C0_SCL	-	SPI3_SCK	-	-	TMU_OUT2
16	12	PTB_6	XTAL	PTB_6	I2C0_SDA	-	SPI3_SIN	-	-	TMU_OUT1
17	-	PTE_14	-	PTE_14	eTMR0_FLT1	-	eTMR2_FLT1	-	-	-
18	13	PTE_3	-	PTE_3	eTMR0_FLT0	SPI1_SIN	eTMR2_FLT0	SPI3_SOUT	TMU_IN6	ACMP0_OUT
19	-	PTE_12	-	PTE_12	eTMR0_FLT3	LINFlexD2_TX	-	SPI3_PCS0	-	-
20	-	PTD_17	-	PTD_17	eTMR0_FLT2	LINFlexD2_RX	-	-	-	-
21	14	PTD_16	-	PTD_16	eTMR0_CH1	-	SPI0_SIN	ACMP0_ACTIVE	ETM_TRACE_D2	ETM_TRACE_CLKOUT
22	15	PTD_15	-	PTD_15	eTMR0_CH0	-	SPI0_SCK	-	ETM_TRACE_D3	-
23	16	PTE_9	-	PTE_9	eTMR0_CH7	SPI1_SCK	-	-	-	-
24	-	PTD_14	-	PTD_14	eTMR2_CH5	LINFlexD1_TX	-	-	-	SCU_CLKOUT
25	-	PTD_13	-	PTD_13	eTMR2_CH4	LINFlexD1_RX	-	-	-	RTC_CLKOUT
26	17	PTE_8	ACMP0_IN3	PTE_8	eTMR0_CH6	-	-	SPI3_PCS1	-	-
27	18	PTB_5	-	PTB_5	eTMR0_CH5	SPI0_PCS1	SPI0_PCS0	SCU_CLKOUT	TMU_IN0	-
28	19	PTB_4	-	PTB_4	eTMR0_CH4	SPI0_SOUT	-	-	TMU_IN1	-
29	20	PTC_3	ADC0_SE11 ACMP0_IN4	PTC_3	eTMR0_CH3	CAN0_TX	LINFlexD0_TX	-	-	-

100 LQFP	64 LQFP	NAME	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
30	21	PTC_2	ADC0_SE10 ACMP0_IN5	PTC_2	eTMR0_CH2	CAN0_RX	LINFlexD0_RX	-	ETM_TRACE_CLKOUT	-
31	22	PTD_7	ACMP0_IN6	PTD_7	LINFlexD2_TX	eTMR0_CH3	eTMR2_FLT3	-	ETM_TRACE_D0	-
32	23	PTD_6	ACMP0_IN7	PTD_6	LINFlexD2_RX	eTMR0_CH2	eTMR2_FLT2	-	-	-
33	24	PTD_5	-	PTD_5	eTMR2_CH3	lpTMR0_ALT2	eTMR2_FLT1	-	TMU_IN7	-
34	-	PTD_12	-	PTD_12	eTMR2_CH2	-	ETM_TRACE_D1	-	SPI3_PCS2	-
35	-	PTD_11	-	PTD_11	eTMR2_CH1	eTMR2_QD_PHA	ETM_TRACE_D2	-	SPI3_PCS3	-
36	-	PTD_10	-	PTD_10	eTMR2_CH0	eTMR2_QD_PHB	ETM_TRACE_D3	-	SCU_CLKOUT	-
37	-	VSS	VSS	-	-	-	-	-	-	-
38	-	VDD	VDD	-	-	-	-	-	-	-
39	25	PTC_1	ADC0_SE9	PTC_1	eTMR0_CH1	SPI2_SOUT	-	-	eTMR1_CH7	-
40	26	PTC_0	ADC0_SE8	PTC_0	eTMR0_CH0	SPI2_SIN	-	-	eTMR1_CH6	-
41	-	PTD_9	-	PTD_9	-	-	eTMR2_FLT3	-	eTMR1_CH5	-
42	-	PTD_8	-	PTD_8	-	-	eTMR2_FLT2	-	eTMR1_CH4	-
43	27	PTC_17	ADC0_SE15	PTC_17	eTMR1_FLT3	CAN2_TX	-	eTMR2_CH1	-	-
44	28	PTC_16	ADC0_SE14	PTC_16	eTMR1_FLT2	CAN2_RX	-	eTMR2_CH0	-	-
45	29	PTC_15	ADC0_SE13	PTC_15	eTMR1_CH3	SPI2_SCK	-	-	TMU_IN8	-
46	30	PTC_14	ADC0_SE12	PTC_14	eTMR1_CH2	SPI2_PCS0	-	-	TMU_IN9	-
47	31	PTB_3	ADC0_SE7	PTB_3	eTMR1_CH1	SPI0_SIN	eTMR1_QD_PHA	-	TMU_IN2	-
48	32	PTB_2	ADC0_SE6	PTB_2	eTMR1_CH0	SPI0_SCK	eTMR1_QD_PHB	-	TMU_IN3	-
49	-	PTC_13	-	PTC_13	eTMR3_CH7	eTMR2_CH7	-	-	-	-
50	-	PTC_12	-	PTC_12	eTMR3_CH6	eTMR2_CH6	-	-	-	-
51	-	PTC_11	-	PTC_11	eTMR3_CH5	-	-	-	TMU_IN10	-
52	-	PTC_10	-	PTC_10	eTMR3_CH4	-	-	-	TMU_IN11	-
53	33	PTB_1	ADC0_SE5	PTB_1	LINFlexD0_TX	SPI0_SOUT	TCLK_IN0	CAN0_TX	-	-
54	34	PTB_0	ADC0_SE4	PTB_0	LINFlexD0_RX	SPI0_PCS0	lpTMR0_ALT3	CAN0_RX	-	-
55	35	PTC_9	-	PTC_9	LINFlexD1_TX	eTMR1_FLT1	-	-	-	-
56	36	PTC_8	-	PTC_8	LINFlexD1_RX	eTMR1_FLT0	-	-	-	-
57	37	PTA_7	ADC0_SE3	PTA_7	eTMR0_FLT2	-	RTC_CLKIN	SENT_RX_IN0	-	-
58	38	PTA_6	ADC0_SE2	PTA_6	eTMR0_FLT1	SPI1_PCS1	-	SENT_RX_IN1	-	-
59	39	PTE_7	-	PTE_7	eTMR0_CH7	eTMR3_FLT0	-	-	-	-
60	40	VSS	VSS	-	-	-	-	-	-	-
61	41	VDD	VDD	-	-	-	-	-	-	-
62	-	PTA_17	-	PTA_17	eTMR0_CH6	eTMR3_FLT0	EWDG_OUT_b	-	-	-
63	-	PTB_17	-	PTB_17	eTMR0_CH5	SPI1_PCS3	-	-	-	-
64	-	PTB_16	ADC0_SE31	PTB_16	eTMR0_CH4	SPI1_SOUT	-	-	-	-
65	-	PTB_15	ADC0_SE30	PTB_15	eTMR0_CH3	SPI1_SIN	-	-	-	-
66	-	PTB_14	ADC0_SE25	PTB_14	eTMR0_CH2	SPI1_SCK	-	-	-	-
67	42	PTB_13	ADC0_SE24	PTB_13	eTMR0_CH1	eTMR3_FLT1	CAN2_TX	SPI3_PCS2	-	-
68	43	PTB_12	ADC0_SE23	PTB_12	eTMR0_CH0	eTMR3_FLT2	CAN2_RX	SPI3_PCS3	-	-
69	44	PTD_4	ADC0_SE22	PTD_4	eTMR0_FLT3	eTMR3_FLT3	-	-	-	-
70	45	PTD_3	ADC0_SE19	PTD_3	eTMR3_CH5	SPI1_PCS0	I2C1_SCL	-	TMU_IN4	NMI_b
71	46	PTD_2	ADC0_SE18	PTD_2	eTMR3_CH4	SPI1_SOUT	I2C1_SDA	-	TMU_IN5	-
72	47	PTA_3	ADC0_SE17	PTA_3	eTMR3_CH1	I2C0_SCL	EWDG_IN	SENT_RX_IN0	LINFlexD0_TX	-
73	48	PTA_2	ADC0_SE16	PTA_2	eTMR3_CH0	I2C0_SDA	EWDG_OUT_b	SENT_RX_IN1	LINFlexD0_RX	-
74	-	PTB_11	-	PTB_11	eTMR3_CH3	-	-	-	-	-
75	-	PTB_10	-	PTB_10	eTMR3_CH2	-	-	-	-	-
76	-	PTB_9	-	PTB_9	eTMR3_CH1	-	-	-	-	-
77	-	PTB_8	-	PTB_8	eTMR3_CH0	-	-	-	-	-
78	49	PTA_1	ADC0_SE1 ACMP0_IN1	PTA_1	eTMR1_CH1	-	-	eTMR1_QD_PHA	-	TMU_OUT0
79	50	PTA_0	ADC0_SE0 ACMP0_IN0	PTA_0	eTMR2_CH1	-	-	eTMR2_QD_PHA	-	TMU_OUT3
80	51	PTC_7	ADC0_SE21	PTC_7	LINFlexD1_TX	CAN1_TX	eTMR3_CH3	-	eTMR1_QD_PHA	-

100 LQFP	64 LQFP	NAME	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
81	52	PTC_6	ADC0_SE20	PTC_6	LINFlexD1_RX	CAN1_RX	eTMR3_CH2	-	eTMR1_QD_PHB	-
82	-	PTA_16	ADC0_SE29	PTA_16	eTMR1_CH3	SPI1_PCS2	-	-	-	-
83	-	PTA_15	ADC0_SE28	PTA_15	eTMR1_CH2	SPI0_PCS3	SPI2_PCS3	-	-	-
84	53	PTE_6	ADC0_SE27	PTE_6	SPI0_PCS2	-	eTMR3_CH7	SENT_RX_IN1	ETM_TRACE_D2	ETM_TRACE_CLKOUT
85	54	PTE_2	ADC0_SE26	PTE_2	SPI0_SOUT	lpTMR0_ALT3	eTMR3_CH6	-	ETM_TRACE_D3	-
86	-	VSS	VSS	-	-	-	-	-	-	-
87	-	VDD	VDD	-	-	-	-	-	-	-
88	-	PTA_14	-	PTA_14	eTMR0_FLT0	eTMR3_FLT1	EWDG_IN	-	eTMR1_FLT0	-
89	55	PTA_13	-	PTA_13	eTMR1_CH7	CAN1_TX	SPI3_PCS0	-	eTMR2_QD_PHA	-
90	56	PTA_12	-	PTA_12	eTMR1_CH6	CAN1_RX	SPI3_SCK	-	eTMR2_QD_PHB	-
91	57	PTA_11	-	PTA_11	eTMR1_CH5	-	SPI3_SIN	ACMP0_ACTIVE	-	-
92	58	PTA_10	-	PTA_10	eTMR1_CH4	-	SPI3_SOUT	-	-	JTAG_TDO SWD_SWO
93	59	PTE_1	-	PTE_1	SPI0_SIN	-	SENT_RX_IN0	SPI1_PCS0	eTMR1_FLT1	-
94	60	PTE_0	-	PTE_0	SPI0_SCK	TCLK_IN1	-	SPI1_SOUT	eTMR1_FLT2	-
95	61	PTC_5	-	PTC_5	eTMR2_CH0	RTC_CLKOUT	SPI3_PCS1	-	eTMR2_QD_PHB	JTAG_TDI
96	62	PTC_4	ACMP0_IN2	PTC_4	eTMR1_CH0	RTC_CLKOUT	-	EWDG_IN	eTMR1_QD_PHB	JTAG_TCK SWD_CLK
97	63	PTA_5	-	PTA_5	-	TCLK_IN1	-	-	-	RESET_b
98	64	PTA_4	-	PTA_4	-	-	ACMP0_OUT	EWDG_OUT_b	-	JTAG_TMS SWD_IO
99	-	PTA_9	-	PTA_9	LINFlexD2_TX	SPI2_PCS0	-	eTMR3_FLT2	eTMR1_FLT3	-
100	-	PTA_8	-	PTA_8	LINFlexD2_RX	SPI2_SOUT	-	eTMR3_FLT3	-	-

7.2 Packages

The information of package pinouts is as follows:




Figure 18: 100-pin LQFP Package




Figure 19: 64-pin LQFP Package

Note: The chip mark will not contain packing information(T/R)

7.3 Dimensions

Package dimensions are as follows:




Figure 20: 100-pin LQFP




Figure 21: 64-pin LQFP

Revision History

The following table provides a revision history for this document.

Rev.No.	Date	Substantive Change(s)
1.0	2022/7/15	Initial version
1.1	2022/10/25	Added "4 module interrupts" in the chapter of Features Added the number of channels of ADC and ACMP in the chapter of Features Removed the section of Features in the chapter of Overview Added the subsection of Power Sequence Updated some data in the chapter of Electrical Characteristics Added High drive I/O current in the subsection of DC Electrical Specification at 3.3V Added High drive I/O current in the subsection of DC Electrical Specification at 5.0V Added missed VDD in Figure3
1.2	2023/3/06	Removed the DNL and INL in the subsection of ADC Characteristics Added the new section of Thermal Characteristics
1.3	2023/3/13	Added "AEC-Q100 qualified" in Features Summary Added the new chapter of Features Corrected the symbol of Thermal Operating Characteristics Corrected V_{LAT} to I_{LAT} in ESD Handling Ratings
1.4	2023/4/28	Added the information on ASIL B in "Features Summary" and "Overview" Added the support for ISELED in "Part Number Information" Updated the contents in "Absolute Maximum Ratings" Updated the contents in "Voltage and Current Operating Requirements" Updated the values in "DC Electrical Specifications at 3.3V" Updated the contents in "Power Consumption" Corrected the value of Max. to Typ. in "Device Clock Specifications" Added one note in "ADC Characteristics" Updated the contents of "ACMP Characteristics" Removed the unnecessary contents in "Thermal Attributes"
1.5	2023/6/28	Added the coplanarity specifications of product in the section of "Dimensions" Added the location information of PIN 1 in the section of "Dimensions"
1.6	2024/6/28	Corrected the field of LQ to LL in the table of "Part Number Information" Updated the values of I_{leak} and I_{IN} in "DC Electrical Specifications at 3.3V" Updated the values of I_{leak} and I_{IN} in "DC Electrical Specifications at 5.0V" Updated the subsection name of "Voltage Regulator Electrical Characteristics" to "Power and Ground Pins" Updated the TBD values in "Power Mode Transition Operating Behaviours" Updated the value of ACC_{FIRC} in "FIRC(96 MHz) Characteristics" Updated the value of ACC_{SIRC} in "SIRC(12 MHz) Characteristics" Updated the figure and tables in "ADC Characteristics" Updated the TBD values in "ACMP Characteristics" Updated all package dimensions to the latest version in "Dimensions"
1.7	2025/1/17	Added Min and Max value in subsection of "Moisture Handling Ratings" Added Min and Max value in subsection of "Absolute Maximum Ratings" Added Min and Max value in subsection of "Voltage and Current Operating Requirements" Added Min and Max value in subsection of "DC Electrical Specifications at 3.3V" Added Min and Max value in subsection of "DC Electrical Specifications at 5.0V" Added Min and Max value in subsection of "Power and Ground Pins" Updated the data of V_{POR} in subsection of "POR,LVR and LVD Operating Requirements" Added Min and Max value in subsection of "Power Consumption" Added the subsubsection of "MCU Power Supply Ramp Rate" Added the whole subsection of "Power Supply Fluctuation Requirements" Added Min and Max value in subsection of "FXOSC(4-40MHz) Characteristics" Updated Max value of F_{input} in subsection of "PLL Characteristics" Added Min and Max value in subsection of "FIRC(48MHz) Characteristics" Added Min and Max value in subsection of "SIRC(2MHz) Characteristics" Added Min and Max value in subsection of "ADC Characteristics" Added Min and Max value in subsection of "ACMP Characteristics" Added Min and Max value in subsection of "Reliability Specifications" Added pin1 location and YUNTU logo in "Dimensions"
1.8	2025/6/4	Updated Max value of F_{vco} and F_{out} in subsection of "PLL Characteristics" Added the whole subsection of "SPI Characteristics" Added the value of R_{JC} , R_{JB} and note in the section of "Dimensions"

Copyright and Contact

Information in this document is provided solely to enable system and software implementers to use Yuntu Microelectronics products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Yuntu Microelectronics reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Yuntu Microelectronics makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Yuntu Microelectronics assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Yuntu Microelectronics data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Yuntu Microelectronics does not convey any license under its patent rights nor the rights of others. Yuntu Microelectronics sells products pursuant to standard terms and conditions of sale, which can be found at the following address: www.ytmicro.com

While Yuntu Microelectronics has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer’s applications and products, and Yuntu Microelectronics accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Yuntu Microelectronics reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.

©2020 - 2025 Jiangsu Yuntu Microelectronics Co., LTD

How to reach us:

Home Page: www.ytmicro.com
