U0058 DATA SHEET



ZHEJIANG UNIU-NE Technology CO., LTD 浙江宇力微新能源科技有限公司



U0058 Data Sheet

V 1.2

版权归浙江宇力微新能源科技有限公司

Features

- Wide 4.5V to 45V Operating Input Range
- Standoff Voltage: 55V
- 600mA Continuous Output Current
- 850KHz Switching Frequency
- Short Protection with Foldback-Mode
- Built-in Over Current Limit
- Built-in Over Voltage Protection
- PSM Mode for High Efficiency in Light Load
- Internal Soft-Start

- 500mΩ/300mΩ Low R_{DS(ON)} Internal Power MOSFETs
- Output Adjustable from 0.8V
- No Schottky Diode Required
- Integrated internal compensation
- Thermal Shutdown
- Available in SOT23-6 Package
- -40°C to +85°C Temperature Range

Applications

- Battery-Powered Equipment
- Portable Media Players


- Industrial Distributed Power Applications
- Portable Hand-Held Instruments

General Description

The U0058 device is high-efficiency, synchronous step-down DC/DC regulators. With a wide input range, it is suitable for a wide range of applications, such as power conditioning from unregulated sources. It features a low R_{DSON} (500m Ω /300m Ω typical) internal switch for maximum efficiency (92% typical). Supports PSM mode, the operating frequency is fixed at 850kHz, allowing the use of small external components while still being able to have low output voltage ripple. With OVP function, the IC can stand off input voltage as high as 55 V. The U 0058 supports 600mA continuous output current, and it has a 0.8V nominal feedback voltage.

Additional features include: thermal shutdown, V_{IN} undervoltage lockout, and gate drive undervoltage lockout. The U 0058 is available in a low-profile SOT23-6 package.

Typical Application Circuit




Basic Application Circuit

NOTE: Chip MLCC capacitors are recommended for typical circuits.



Pin Description

Pin Configuration



Pin Description

| Pin | Name | Function | |
|-----|------|--|--|
| 1 | BS | Bootstrap. A capacitor connected between SW and BST pins is required to form a floating supply across the high-side switch driver. | |
| 2 | GND | Ground Pin | |
| 3 | FB | Adjustable Version Feedback input. Connect FB to the center point of the external resistor divider | |
| 4 | EN | Drive this pin to a logic-high to enable the IC. Drive to a logic-low to disable the IC and enter micro-power shutdown mode. | |
| 5 | IN | Power Supply Pin | |
| 6 | SW | Switching Pin | |

Order Information (1)

| Model | Description | Package | T/R Qty |
|-------|---|---------|---------|
| U0058 | U 0058 PSM SYN Buck, 4.5-45V, 0.6A, 850KHz, VFB 0.8V, SOT23-6 | SOT23-6 | 3000PCS |

Note (1): All UNI-SEMIC parts are Pb-Free and adhere to the RoHS directive.



Specifications

Absolute Maximum Ratings (1) (2)

| Item | Min | Max | Unit |
|--|-------------------------|--------------------|------|
| V _{IN} voltage | -0.3 | 55 | V |
| EN voltage | $-0.3 (V_{IN} + 0.3 V)$ | 55 | V |
| SW voltage | -0.3 | 55 | V |
| BS voltage | V _{sw} -0.3 | V _{sw} +7 | V |
| FB voltage | -0.3 | 6 | V |
| Power dissipation (3) | Internally Limited | | |
| Operating junction temperature, T _J | -40 | 125 | °C |
| Storage temperature, T _{stg} | -65 | 150 | °C |
| Lead Temperature (Soldering, 10sec.) | | 260 | °C |

Note (1): Exceeding these ratings may damage the device.

Note (2): The device is not guaranteed to function outside of its operating conditions.

Note (3): The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(MAX)}$, the junction-to-ambient thermal resistance, $R_{\theta JA}$, and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{D(MAX)} = (T_{J(MAX)} - T_A)/R_{\theta JA}$. Exceeding the maximum allowable power dissipation causes excessive die temperature, and the regulator goes into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J = 150$ °C (typical) and disengages at $T_J = 130$ °C (typical).

ESD Ratings

| Item | Description | Value | Unit |
|------------------------|----------------------------------|-------|------|
| | Human Body Model (HBM) | | |
| V _(ESD-HBM) | ANSI/ESDA/JEDEC JS-001-2014 | ±2000 | V |
| | Classification, Class: 2 | | |
| | Charged Device Mode (CDM) | | |
| V _(ESD-CDM) | ANSI/ESDA/JEDEC JS-002-2014 | ±200 | V |
| | Classification, Class: C0b | | |
| | JEDEC STANDARD NO.78E APRIL 2016 | | |
| I _{LATCH-UP} | Temperature Classification, | ±150 | mA |
| | Class: I | | |

Recommended Operating Conditions

| Item | Min | Max | Unit |
|------------------------------------|-----|-----|------|
| Operating junction temperature (1) | -40 | 125 | °C |
| Operating temperature range | -40 | 85 | °C |
| Input voltage V _{IN} | 4.5 | 45 | V |
| Output current | 0 | 0.6 | A |

Note (1): All limits specified at room temperature ($T_A = 25^{\circ}$ C) unless otherwise specified. All room temperature limits are 100% production tested. All limits at temperature extremes are ensured through correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).



Thermal Information

| Item | Description | Value | Unit |
|----------------------|---|-------|------|
| $R_{	heta JA}$ | Junction-to-ambient thermal resistance (1)(2) | 105 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 55 | °C/W |
| $R_{	heta JB}$ | Junction-to-board thermal resistance | 17.5 | °C/W |
| ψлт | Junction-to-top characterization parameter | 3.5 | °C/W |
| Ψлв | Junction-to-board characterization parameter | 17.5 | °C/W |

Note (1): The package thermal impedance is calculated in accordance to JESD 51-7.

Note (2): Thermal Resistances were simulated on a 4-layer, JEDEC board.

Electrical Characteristics (1)(2)

V_{IN}=12V, T_A=25°C, unless otherwise specified.

| Parameter | Test Conditions | Min | Тур. | Max | Unit |
|-----------------------------------|------------------------------------|-------|-------|-------|------|
| Input Voltage Range | | 4.5 | | 45 | V |
| Supply Current (Quiescent) | $V_{EN} = 3.0V$ | | 0.4 | 0.8 | mA |
| Supply Current (Shutdown) | $V_{EN} = 0$ or $EN = GND$ | | | 10 | uA |
| Feedback Voltage | | 0.780 | 0.800 | 0.820 | V |
| High-Side Switch On-Resistance | I _{SW} =100mA | | 500 | | mΩ |
| Low-Side Switch On-Resistance | I _{SW} =-100mA | | 300 | | mΩ |
| Valley Switch Current Limit | | 1 | | | A |
| Over Voltage Protection Threshold | | | 48 | | V |
| Switching Frequency | | | 850 | | KHz |
| Maximum Duty Cycle | VFB=90% | | 89 | | % |
| Minimum On-Time | | | 83 | | nS |
| EN Rising Threshold | | 1.2 | | | V |
| EN Falling Threshold | | | | 0.9 | V |
| | Wake up V _{IN} Voltage | | 4.2 | 4.4 | V |
| Under-Voltage Lockout Threshold | Shutdown V _{IN} Voltage | 3.4 | 3.7 | | V |
| | Hysteresis V _{IN} voltage | | 500 | | mV |
| Soft Start | | | 1 | | mS |
| Thermal Shutdown | | | 150 | | °C |
| Thermal Hysteresis | | | 30 | | °C |

Note (1): MOSFET on-resistance specifications are guaranteed by correlation to wafer level measurements.

Note (2): Thermal shutdown specifications are guaranteed by correlation to the design and characteristics analysis.



Typical Performance Characteristics (1) (2)

Note (1): Performance waveforms are tested on the evaluation board.

Note (2): $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $T_A = +25$ °C, unless otherwise noted.


Efficiency vs Load Current

V_{OUT}=5V, 3.3V, 1.2V

100% 90% 80% 70% 2 60% 12V-5V 0 50% 12V-3.3V 12V-1.2V 10% 0 0.1 0.2 0.3 0.4 0.5 0.6 OUTPUT CURRENT(A)


Load Regulation

V_{OUT}=5V, 3.3V, 1.2




Line Regulation

V_{OUT}=3.3V




Output Ripple Voltage

 V_{IN} =12V, V_{OUT} =3.3V, I_{OUT} =0mA




Output Ripple Voltage

V_{IN}=12V, V_{OUT}=3.3V, I_{OUT}=300mA




Output Ripple Voltage

V_{IN}=12V, V_{OUT}=3.3V, I_{OUT}=600mA




Loop Response

V_{IN}=12V, V_{OUT}=3.3V, I_{OUT}=100mA-600mA




Output Short

V_{IN}=12V, V_{OUT}=3.3V




Short Circuit Entry

V_{IN}=12V, V_{OUT}=3.3V




Short Circuit Recovery




Enable Startup at No Load

 $V_{IN}\!\!=\!12V,\,V_{OUT}\!\!=\!3.3V,\,I_{OUT}\!\!=\!\!0mA$




Enable Shutdown at No Load

 V_{IN} =12V, V_{OUT} =3.3V, I_{OUT} =0mA




Enable Startup at Full Load

 V_{IN} =12V, V_{OUT} =3.3V, I_{OUT} =600mA




Enable Shutdown at Full Load

 V_{IN} =12V, V_{OUT} =3.3V, I_{OUT} =600mA




Power Up at No Load

 V_{IN} =12V, V_{OUT} =3.3V, I_{OUT} =0mA



Power Up at Full Load


 V_{IN} =12V, V_{OUT} =3.3V, I_{OUT} =600mA





U0058 DATA SHEET

Functional Block Diagram



Block Diagram

Functions Description

Internal Regulator

The U0058 is a current mode step down DC/DC converter that provides excellent transient response with no extra external compensation components. This device contains an internal, low resistance, high voltage power MOSFET, and operates at a high 850KHz operating frequency to ensure a compact, high efficiency design with excellent AC and DC performance.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. When the voltage is higher than UVLO threshold voltage, the device is enabled again.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, it shuts down the whole chip. When the temperature falls below its lower threshold (Typ. 130°C) the chip is enabled again.

Internal Soft-Start

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to V_{FB} . When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control. The SS time is internally max to 1ms.



Over Current Protection

The U 0058 has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold. Meanwhile, output voltage starts to drop until FB is below the Under-Voltage (UV) threshold. Once a UV is triggered, the U0058 enters hiccup mode to periodically restart the part. This protection mode is especially useful when the output is dead-short to ground. The average short circuit current is greatly reduced to alleviate the thermal issue and to protect the regulator. The U 0058 exits the foldback mode once the over current condition is removed.

Startup and Shutdown

If both V_{IN} and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries. Three events can shut down the chip: EN low, V_{IN} low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The comp voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

Applications Information

Setting the Output Voltage



U0058 require an input capacitor, an output capacitor, and an inductor. These components are critical to the performance of the device. U 0058 integrates internal loop compensating resistors, so we do not recommend using a value of more than 50K for R_1 . The output voltage can be programmed by resistor divider.

$$V_{OUT} = V_{FB} \times \frac{R1 + R2}{R2}$$

Selecting the Inductor

The recommended inductor values are shown in the Application Diagram. It is important to guarantee the inductor core does not saturate during any foreseeable operational situation. The inductor should be rated to handle the maximum inductor peak current: Care should be taken when reviewing the different saturation current ratings that are specified by different manufacturers. Saturation current ratings are typically specified at 25°C, so ratings at maximum ambient temperature of the application should be requested from the manufacturer. The inductor value can be calculated with:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times F_{OSC}}$$

Where ΔI_L is the inductor ripple current. Choose inductor ripple current to be approximately 30% to 40% of the maximum load current. The maximum inductor peak current can be estimated as:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Under light load conditions below 100mA, larger inductance is recommended for improved efficiency. Larger inductances lead to smaller ripple currents and voltages, but they also have larger physical dimensions, lower saturation currents and higher linear impedance. Therefore, the choice of inductance should be compromised according to the specific application.



U0058 DATA SHEET

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. For a better performance, use ceramic capacitors placed as close to VIN as possible and a $0.1\mu F$ input capacitor to filter out high frequency interference is recommended. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are stable with temperature fluctuations.

The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated with Equation:

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

From the above equation, it can be concluded that the input ripple current reaches its maximum at $V_{IN}=2V_{OUT}$ where $I_{CIN}=\frac{I_{OUT}}{2}$. For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose the input capacitor that meets the specification. The input voltage ripple can be estimate with Equation:

$$\Delta V_{IN} = \frac{I_{OUT}}{F_{OSC} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Similarly, when $V_{IN}=2V_{OUT}$, input voltage ripple reaches its maximum of $\Delta V_{IN}=\frac{1}{4}\times\frac{I_{OUT}}{F_{OSC}\times C_{IN}}$.

Selecting the Output Capacitor

An output capacitor is required to maintain the DC output voltage. The output voltage ripple can be estimated with Equation:

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{OSC} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times F_{OSC} \times C_{OUT}}\right)$$

There are some differences between different types of capacitors. In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated with Equation:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times F_{OSC}^2 \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

A larger output capacitor can achieve a better load transient response, but the maximum output capacitor limitation should also be considered in the design application. If the output capacitor value is too high, the output voltage will not be able to reach the design value during the soft-start time and will fail to regulate. The maximum output capacitor value ($C_{OUT\ MAX}$) can be limited approximately with Equation:

$$C_{OUT_MAX} = \left(I_{LIM_AVG} - I_{OUT}\right) \times T_{SS}/V_{OUT}$$



Where L_{LIM AVG} is the average start-up current during the soft-start period, and T_{SS} is the soft- start time.

On the other hand, special attention should be paid when selecting these components. The DC bias of these capacitors can result in a capacitance value that falls below the minimum value given in the recommended capacitor specifications table.

The ceramic capacitor's actual capacitance can vary with temperature. The capacitor type X7R, which operates over a temperature range of -55°C to +125°C, will only vary the capacitance to within ±15%. The capacitor type X5R has a similar tolerance over a reduced temperature range of -55°C to +85°C. Many large value ceramic capacitors, larger than 1uF are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature varies from 25°C to 85°C. Therefore, X5R or X7R is recommended over Z5U and Y5V in applications where the ambient temperature will change significantly above or below 25°C.

Feed-Forward Capacitor (CFF)

U 0058 has internal loop compensation, so adding C_{FF} is optional. Specifically, for specific applications, if necessary, consider whether to add feed-forward capacitors according to the situation.

The use of a feed-forward capacitor (C_{FF}) in the feedback network is to improve the transient response or higher phase margin. For optimizing the feed-forward capacitor, knowing the cross frequency is the first thing. The cross frequency (or the converter bandwidth) can be determined by using a network analyzer. When getting the cross frequency with no feed-forward capacitor identified, the value of feed-forward capacitor (C_{FF}) can be calculated with the following Equation:

$$C_{FF} = \frac{1}{2\pi \times F_{CROSS}} \times \sqrt{\frac{1}{R1} \times \left(\frac{1}{R1} + \frac{1}{R2}\right)}$$

Where F_{CROSS} is the cross frequency.

To reduce transient ripple, the feed-forward capacitor value can be increased to push the cross frequency to higher region. Although this can improve transient response, it also decreases phase margin and cause more ringing. In the other hand, if more phase margin is desired, the feed-forward capacitor value can be decreased to push the cross frequency to lower region.





PC Board Layout Consideration

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow these guidelines for reference.

- 1. Keep the path of switching current short and minimize the loop area formed by Input capacitor, high-side MOSFET and low-side MOSFET.
- 2. Bypass ceramic capacitors are suggested to be put close to the VIN Pin.
- 3. Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4. VOUT, SW away from sensitive analog areas such as FB.
- 5. Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.








Sample Board Layout



Package Description

SOT23-6



- NOTE:
 1. CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
 2. PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 3. PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
 4. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
 5. DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.

- 6. DRAWING IS NOT TO SCALE.

1.版本记录

| DATE | REV. | DESCRIPTION |
|------------|------|-----------------------------------|
| 2018/04/19 | 1.0 | First Release |
| 2021/11/15 | 1.1 | Layout adjustment |
| 2024/01/22 | 1.2 | Remove non-mass-produced products |
| | | |

2.免责声明

浙江宇力微新能源科技有限公司保留对本文档的更改和解释权力,不另行通知!客户在下单前应获取我司最新版本资料,并验证相关信息是否最新和完整。量产方案需使用方自行验证并自担所有批量风险责任。未经我司授权,该文件不得私自复制和修改。产品不断提升,以追求高品质、稳定性强、可靠性高、环保、节能、高效为目标,我司将竭诚为客户提供性价比高的系统开发方案、技术支持等更优秀的服务。

版权所有 浙江宇力微新能源科技有限公司/绍兴宇力半导体有限公司

3.联系我们

浙江宇力微新能源科技有限公司

总部地址:绍兴市越城区斗门街道袍渎路25号中节能科创园45幢4/5楼

电话: 0575-85087896 (研发部)

传真: 0575-88125157

E-mail: htw@uni-semic.com

无锡地址: 江苏省无锡市锡山区先锋中路6号中国电子(无锡)数字芯城1#综合楼503室

电话:0510-85297939

E-mail: zh@uni-semic.com

深圳地址:深圳市宝安区西乡街道南昌社区宝源路泳辉国际商务大厦410

电话: 0755-84510976

E-mail: htw@uni-semic.com

