MSKSEMI 美森科







TSS



MOV



GDT



PIFF

SI7423DN-T1-E3-MS

Product specification





Description

The SI7423DN-T1-E3 uses advanced trench technology and design to provide excellent R_{DS(ON)} with low gate charge .This device is well suited for high current load applications.

Features

- V_{DS} =-30V,I_D=-35A
- RDS(ON) $<15m\Omega$ @VGS=-10V
- RDS(ON) $< 26m\Omega$ @ VGS=-4.5V

Application

- High side switch for full bridge converter
- DC/DC converter for LCD display

Reference News

DFN3X3-8L	P-Channel MOSFET	Marking
SS Pin 1	G O S	MSKSEMI 7423DF P30

Absolute Maximum Ratings (T_J =25 °C unless otherwise noted)

Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	-30	V
VGS	Gate-Source Voltage	<u>+</u> 20	V
lo@Ta=25℃	Drain Current ³ , V _{GS} @ 10V	-35	А
lo@Ta=70 °C	Drain Current ³ , V _{GS} @ 10V	-25	А
IDM	Pulsed Drain Current ¹	-120	А
Pd@Ta=25℃	Total Power Dissipation	15	W
TSTG	Storage Temperature Range	-55 to 150	$^{\circ}$ C
TJ	Operating Junction Temperature Range	-55 to 150	$^{\circ}$ C
Rthj-c	Maximum Thermal Resistance, Junction-case	6	°C/W
Rthj-a	Maximum Thermal Resistance, Junction- ambient ³	66	°C/W



Electrical Characteristics (TJ=25 °C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D = -250μA	-30	-	-	V
Inss	Zero Gate Voltage Drain Current	V _{DS} = -30V, V _{GS} =0V,	-	-	-1	μA
Igss	Gate to Body Leakage Current	V _{DS} =0V, V _{GS} = ±20V	-	-	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D = -250μA	-1.0	-1.6	-2.5	V
Б	Static Drain-Source on-Resistance	V _{GS} = -10V, I _D = -10A	-	12	15	mΩ
R _{DS(on)}		V _{GS} = -4.5V, I _D = -5A	-	18	26	
C _{iss}	Input Capacitance		-	1330	-	pF
Coss	Output Capacitance	V _{DS} = -15V, V _{GS} =0V, f=1.0MHz	-	183	-	pF
Crss	Reverse Transfer Capacitance		-	156	-	pF
Qg	Total Gate Charge	4577	-	22	-	nC
Qgs	Gate-Source Charge	V _{DS} = -15V, I _D = -5A, V _{GS} = -10V	-	1.0	-	nC
Q_{gd}	Gate-Drain("Miller") Charge		-	1.8	-	nC
t _{d(on)}	Turn-on Delay Time		-	9	-	ns
tr	Turn-on Rise Time	V _{DD} = -15V, I _D = -10A,	-	13	-	ns
t _{d(off)}	Turn-off Delay Time	V_{GS} =-10V, R_{GEN} =2.5 Ω	-	48	-	ns
t f	Turn-off Fall Time		-	20	-	ns
ls	Maximum Continuous Drain to Source Diode Forward Current		-	-	-35	А
Isм	Maximum Pulsed Drain to Source Diode Forward Current		-	-	-90	Α
VsD	Drain to Source Diode Forward Voltage	V _{GS} =0V, I _S = -15A	-	-0.8	-1.2	V
trr	Reverse Recovery Time	T _J =25℃,	-	64	-	ns
Qrr	Reverse Recovery Charge	V _{DD} = -24V,I _F =-2.8A, dI/dt=-100A/μs	-	25	-	nC

Notes:

- 1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
- 2. EAS condition: TJ=25 $^{\circ}$ C, Vgs=10V, Rg=25 Ω , L=0.5mH, IAs=-12.7A
- 3. Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%



Typical Performance Characteristics

Figure1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Capacitance Characteristics






Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case




Figure 8: Normalized on Resistance vs. Junction Temperature






Figure 10: Maximum Continuous Drain Current vs. Ambient Temperature







Test Circuit


Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Diode Recovery Test Circuit & Waveforms







DFN3X3-8L Package Information



Symbol	Dimensions In Millimeters		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
b	0.25	0.30	0.35
С	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.48	1.58	1.68
D3	-	0.13	-
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
е	0.65BSC		
Н	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	-	0.13	-
M	*	*	0.15
θ		10 [°]	12 [°]

REEL SPECIFICATION

P/N	PKG	QTY
SI7423DN-T1-E3-MS	DFN3X3-8L	5000



Attention

- Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.
- MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MSKSEMI Semiconductor products described or contained herein.
- Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer'sproducts or equipment.
- MSKSEMI Semiconductor. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with someprobability. It is possiblethat these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits anderror prevention circuitsfor safedesign, redundant design, and structural design.
- In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from theauthorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. Whendesigning equipment, referto the "Delivery Specification" for the MSKSEMI Semiconductor productthat you intend to use.