MSKSEMI 美森科













ESD

TV/S

TSS

MOV

GDT

PLED

SI7121DN-T1-GE3-MS

Product specification





Description

The SI7121DN-T1-GE3-MS uses advanced trench technology to provide excellent R_{DS(ON)}, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

Features

- V_{DS} = 30V I_D = 25A
- $R_{DS(ON)} < 20m\Omega @ V_{GS} = -10V$

Application

- Battery protection
- Load switch
- Uninterruptible power supply

Reference News

DFN3X3-8L	P-Channel MOSFET	Marking
GS S Pin 1	G O S	MSKSEMI 7121D P30

Absolute Maximum Ratings (Tc=25°C unless otherwise noted)

Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	-30	V
VGS	Gate-Source Voltage	±20	V
lo@Tc=25℃	Continuous Drain Current, V _{GS} @ 10V ¹	-25	А
l b@Tc=100℃	Continuous Drain Current, V _{GS} @ 10V ¹	-20	А
IDM	Pulsed Drain Current ²	-65	А
EAS	Single Pulse Avalanche Energy ³	72.2	mJ
P p@Tc=25℃	Total Power Dissipation ⁴	29	W
TSTG	Storage Temperature Range	-55 to 150	$^{\circ}$
TJ	Operating Junction Temperature Range	-55 to 150	${\mathbb C}$
R₀JC	Thermal Resistance Junction-Case ¹	2.8	°C/W



Electrical Characteristics (TJ=25℃ unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =-250uA	-30			V
△BVbss/△TJ	BVpss Temperature Coefficient	Reference to 25℃, I□=-1mA		-0.022		V/°C
Б	Static Drain-Source On-Resistance ²	Vgs=-10V , ID=-15A		16	20	mΩ
RDS(ON)		Vgs=-4.5V , ID=-10A	ł	22	32	11122
V _{GS(th)}	Gate Threshold Voltage	-V _G s=V _D s , I _D =-250uA	-1.0		-2.5	V
$\triangle V$ GS(th)	V _{GS(th)} Temperature Coefficient	VOO VBO, IB ZOOG/Y		4.6		mV/℃
	Drain Source Leakage Current	V _{DS} =-24V , V _{GS} =0V , T _J =25℃	-		-1	uA
loss	Drain-Source Leakage Current	VDS=-24V , VGS=0V , TJ=55℃			-5	
lgss	Gate-Source Leakage Current	Vgs=±25V , Vps=0V	-		±100	nA
Rg	Gate Resistance	V _{DS} =0V , V _{GS} =0V , f=1MHz		13		Ω
Qg	Total Gate Charge (-4.5V)			52		
Qgs	Gate-Source Charge	V _{DS} =-15V , V _{GS} =-4.5V ,		9.8		nC
Qgd	Gate-Drain Charge	I _D =-15A		8.3		
T _{d(on)}	Turn-On Delay Time			13		
Tr	Rise Time	V _{DD} =-15V , V _{GS} =-10V ,		15		no
T _{d(off)}	Turn-Off Delay Time	R _G =3.3Ω, l _D =-15A	-	198		ns
Tf	Fall Time			98		
Ciss	Input Capacitance		-	1150		
Coss	Output Capacitance	V _{DS} =-15V , V _{GS} =0V , f=1MHz		150		pF
Crss	Reverse Transfer Capacitance			134		
ls	Continuous Source Current ^{1,5}	V _G =V _D =0V,Force Current			-32	Α
Isм	Pulsed Source Current ^{2,5}	vo vb-ov , i orde durient			-65	Α
VsD	Diode Forward Voltage ²	Vgs=0V,Is=-1A,TJ=25℃			-1.2	V

Note:

- 1. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq\!300\text{us}$, duty cycle $\,\leq\!\,2\%$
- 3. The EAS data shows Max. rating . The test condition is V_{DD} =-25V, V_{GS} =-10V,L=0.1mH,Ias=-38A
- 4.The power dissipation is limited by 150℃ junction temperature
- 5. The data is theoretically the same as l_D and l_{DM} , in real applications, should be limited by total power dissipation.



Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized $V_{\text{GS(th)}}$ vs. T_J




Fig.2 On-Resistance v.s Gate-Source




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized RDSON vs. TJ








Fig.7 Capacitance

Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform



DFN3X3-8L Package Information



Comple at	Dimensions In Millimeters			
Symbol	Min.	Nom.	Max.	
A	0.70	0.75	0.80	
b	0.25	0.30	0.35	
С	0.10	0.15	0.25	
D	3.25	3.35	3.45	
D1	3.00	3.10	3.20	
D2	1.48	1.58	1.68	
D3	-	0.13	-	
E	3.20	3.30	3.40	
E1	3.00	3.15	3.20	
E2	2.39	2.49	2.59	
e	0.65BSC			
Н	0.30	0.39	0.50	
L	0.30	0.40	0.50	
L1	-	0.13	-	
M	*	*	0.15	
θ		10 °	12 °	

REEL SPECIFICATION

P/N	PKG	QTY
SI7121DN-T1-GE3-MS	DFN3X3-8L	5000



Attention

- Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.
- MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MSKSEMI Semiconductor products described or contained herein.
- Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer'sproducts or equipment.
- MSKSEMI Semiconductor. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with someprobability. It is possiblethat these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits anderror prevention circuitsfor safedesign, redundant design, and structural design.
- In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from theauthorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. Whendesigning equipment, referto the "Delivery Specification" for the MSKSEMI Semiconductor productthat you intend to use.