

SN65HVD17xx Fault-Protected RS-485

Transceivers With Extended Common-Mode Range

Features

- Bus-Pin Fault Protection to:
 - > ± 70 V ('HVD1785, 86, 91, 92)
 - > ± 30 V ('HVD1787, 93)
- Common-Mode Voltage Range (-20 V to 25 V) More Than Doubles TIA/EIA 485 Requirement
- Bus I/O Protection: ± 16 kV JEDEC HBM Protection
- Reduced Unit Load for Up to 256 Nodes
- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Power Consumption:
 - Low Standby Supply Current, $1 \mu\text{A}$ Typical
 - ICC 5 mA Quiescent During Operation
- Power-Up, Power-Down Glitch-Free Operation



Ordering Information

DEVICE	Package Type	MARKING	Packing	Packing Qty
SN65HVD1785EIN	DIP-8	D1785EI	TUBE	2000pcs/Box
SN65HVD1786EIN	DIP-8	D1786EI	TUBE	2000pcs/Box
SN65HVD1787EIN	DIP-8	D1787EI	TUBE	2000pcs/Box
SN65HVD1785EIM/TR	SOP-8	D1785EI,HVD1785	REEL	2500pcs/Reel
SN65HVD1786EIM/TR	SOP-8	D1786EI,HVD1786	REEL	2500pcs/Reel
SN65HVD1787EIM/TR	SOP-8	D1787EI,HVD1787	REEL	2500pcs/Reel
SN65HVD1785EIMM/TR	MSOP-8	D1785EI	REEL	3000pcs/Reel
SN65HVD1786EIMM/TR	MSOP-8	D1786EI	REEL	3000pcs/Reel
SN65HVD1787EIMM/TR	MSOP-8	D1787EI	REEL	3000pcs/Reel
SN65HVD1791EIM/TR	SOP-14	HVD1791EI	REEL	2500pcs/Reel
SN65HVD1792EIM/TR	SOP-14	HVD1792EI	REEL	2500pcs/Reel
SN65HVD1793EIM/TR	SOP-14	HVD1793EI	REEL	2500pcs/Reel
SN65HVD1791EIMT/TR	TSSOP-14	D1791EI	REEL	2500pcs/Reel
SN65HVD1792EIMT/TR	TSSOP-14	D1792EI	REEL	2500pcs/Reel
SN65HVD1793EIMT/TR	TSSOP-14	D1793EI	REEL	2500pcs/Reel

Description

These devices are designed to survive over voltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool misapplications. They are also robust to ESD events, with high levels of protection to human-body model specifications.


These devices combine a differential driver and a differential receiver, which operate from a single power supply. In the SN65HVD1785, SN65HVD1786, and SN65HVD1787, the driver differential outputs and the receiver differential inputs are connected internally to form a bus port suitable for half-duplex (two-wire bus) communication. In the SN65HVD1793, the driver differential outputs and the receiver differential inputs are separate pins, to form a bus port suitable for full-duplex (four-wire bus) communication. These ports feature a wide common-mode voltage range, making the devices suitable for multi point applications over long cable runs. These devices are characterized from -40°C to 105°C .

For similar features with 3.3-V supply operation, see the SN65HVD1781 .


Applications

- Designed for RS-485 and RS-422 Networks

Example of Bus Short to Power Supply




Pin Configuration and Functions



Pin Functions (SN65HVD1785, SN65HVD1786, SN65HVD1787)

PIN		TYPE	DESCRIPTION
NAME	NO.		
A	6	Bus input/output	Driver output or receiver input (complementary to B)
B	7	Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Driver enable, active high
GND	5	Reference potential	Local device ground
R	1	Digital output	Receive data output
$\overline{\text{RE}}$	2	Digital input	Receiver enable, active low
VCC	8	Supply	4.5V to 5.5V supply

Pin Configuration and Functions



NC - No internal connection

Pins 6 and 7 are connected together internally.

Pins 13 and 14 are connected together internally.

Pin Functions (SN65HVD1791, SN65HVD1792, SN65HVD1793)

PIN		TYPE	DESCRIPTION
NAME	NO.		
A	12	Bus input	Receiver input (complementary to B)
B	11	Bus input	Receiver input (complementary to A)
Y	9	Bus output	Driver output (complementary to Z)
Z	10	Bus output	Driver output (complementary to Y)
D	5	Digital input	Driver data input
DE	4	Digital input	Driver enable, active high
GND	6, 7	Reference potential	Local device ground
R	2	Digital output	Receive data output
RE	3	Digital input	Receiver enable, active low
V _{CC}	13, 14	Supply	4.5V to 5.5V supply
NC	1, 8	No connect	No connect; should be left floating

Absolute Maximum Ratings

				MIN	MAX	UNIT
V _{CC}	Supply voltage			−0.5	7	V
Voltage at bus pins	'HVD1785, 86, 91, 92, 93	A, B pins		−70	70	V
	'HVD1787	A, B pins		−70	30	V
	'HVD1793	Y, Z pins		−70	30	V
Input voltage at any logic pin				−0.3	V _{CC} + 0.3	V
Transient overvoltage pulse through 100 Ω per TIA-485				−100	100	V
Receiver output current				−24	24	mA
T _J	Junction temperature				170	°C
T _{stg}	Storage temperature				160	°C
T _L	Lead Temperature (Soldering, 10 seconds)			-	260	°C

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ , JEDEC Standard 22, Test Method A114	Bus terminals and GND		±16000	V
		All pins		±4000	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ , JEDEC Standard 22, Test Method C101			±2000	
	Machine Model, JEDEC Standard 22, Test Method A115			±400	
	IEC 60749-26 ESD (human-body model)	Bus terminals and GND		±16000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _I	Input voltage at any bus terminal (separately or common mode) ⁽¹⁾	−20		25	V
V _{IH}	High-level input voltage (driver, driver enable, and receiver enable inputs)	2		V _{CC}	V
V _{IL}	Low-level input voltage (driver, driver enable, and receiver enable inputs)	0		0.8	V
V _{ID}	Differential input voltage	−25		25	V
I _O	Output current, driver	−60		60	mA
	Output current, receiver	−8		8	mA
R _L	Differential load resistance	54	60		Ω
C _L	Differential load capacitance		50		pF
1/t _{UI}	Signaling rate	HVD1785, HVD1791		115	kbps
		HVD1786, HVD1792		1	Mbps
		HVD1787, HVD1793		10	
T _A	Operating free-air temperature (see application section for thermal information)	−40		105	°C
T _J	Junction temperature	−40		150	°C

(1) By convention, the least positive (most negative) limit is designated as minimum in this data sheet.

Thermal Information

THERMAL METRIC ⁽¹⁾		SN65HVD1785, SN65HVD1786, SN65HVD1787		SN65HVD1791, SN65HVD1792, SN65HVD1793	UNIT
		D(SOP)	(DIP)	(SOP)	
		8 PINS	8 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	138	59	95	°C/W
R _{θJA} (low-K)	Junction-to-case (top) thermal resistance	242	128	168	°C/W
R _{θJC} (top)	Junction-to-board thermal resistance	61	61	44	°C/W
R _{θJB}	Junction-to-top characterization parameter	62	39	40	°C/W
Ψ _{JT}	Junction-to-board characterization parameter	3.4	17.6	8.2	°C/W
Ψ _{JB}	Junction-to-case (bottom) thermal resistance	33.4	28.3	25	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
V _{OD}	Driver differential output voltage magnitude	RS-485 with common-mode load, V _{CC} > 4.75 V, see Figure 5	T _A ≤ 85°C		1.5		V	
			T _A ≤ 105°C		1.4			
		R _L = 54 Ω, 4.75 V ≤ V _{CC} ≤ 5.25 V		1.5	2			
		R _L = 100 Ω, 4.75 V ≤ V _{CC} ≤ 5.25 V		2	2.5			
Δ V _{OD}	Change in magnitude of driver differential output voltage	R _L = 54 Ω			-0.2	0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage				1	V _{CC} /2	3	V
ΔV _{OC}	Change in differential driver output Common-mode voltage				-100	0	100	mV
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage	Center of two 27-Ω load resistors, see Figure 6			500			mV
C _{OD}	Differential output capacitance				23			pF
V _{IT+}	Positive-going receiver differential input voltage threshold	V _{CM} = -20 V to 25 V			-100		-10	mV
V _{IT-}	Negative-going receiver differential input voltage threshold				-200		-150	mV
V _{HYS}	Receiver differential input voltage threshold hysteresis (V _{IT+} - V _{IT-})				30		50	mV
V _{OH}	Receiver high-level output voltage	I _{OH} = -8 mA		2.4	V _{CC} -0.3		V	
		I _{OH} = -400 μA		4				
V _{OL}	Receiver low-level output voltage	I _{OL} = 8 mA	T _A ≤ 85°C		0.2		0.4	V
			T _A ≤ 105°C		0.2		0.5	
I _I	Driver input, driver enable, and receiver enable input current				-100		100	μA
I _{OZ}	Receiver output high-impedance current	V _O = 0 V or V _{CC} , $\overline{\text{RE}}$ at V _{CC}			-1		1	μA
I _{OS}	Driver short-circuit output current				-250		250	mA
I _I	Bus input current (disabled driver)	V _{CC} = 4.5 to 5.5 V or V _{CC} = 0 V, DE at 0 V	85 86	V _I = 12 V	75		125	μA
			91 92	V _I = -7 V	-100		-40	
			87 93	V _I = 12 V			500	
				V _I = -7 V	-400			
I _{CC}	Supply current (quiescent)	Driver and receiver enabled	DE = V _{CC} , RE = GND, no load		4		6	mA
		Driver enabled, receiver disabled	DE = V _{CC} , RE = V _{CC} , no load		3		5	
		Driver disabled, receiver enabled	DE = GND, RE = GND, no load		2		4	
		Driver and receiver disabled	DE = GND, D = open RE = V _{CC} , no load		0.5		5	μA
Supply current (dynamic)		See <i>Typical Characteristics</i>						

Thermal Considerations

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P _D Power dissipation	85, 91	V _{CC} = 5.5 V, T _J = 150°C, R _L = 300 Ω, C _L = 50 pF (driver), C _L = 15 pF (receiver) 5-V supply, unterminated ⁽¹⁾	290	mW
	85, 91	V _{CC} = 5.5 V, T _J = 150°C, R _L = 100 Ω, C _L = 50 pF (driver), C _L = 15 pF (receiver) 5-V supply, RS-422 load ⁽¹⁾	320	
	86			
	87			
	85, 91	V _{CC} = 5.5 V, T _J = 150°C, R _L = 54 Ω, C _L = 50 pF (driver), C _L = 15 pF (receiver) 5-V supply, RS-485 load ⁽¹⁾	400	
	86			
	87			
T _{SD} Thermal-shutdown junction temperature			170	°C

(1) Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: SN65HVD1785, 1791 at 115 kbps, SN65HVD1786 at 1 Mbps, SN65HVD1787 at 10 Mbps)

Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DRIVER (HVD1785 AND HVD1791)							
t _r , t _f	Driver differential output rise/fall time	R _L = 54 Ω, C _L = 50 pF, see Figure 7		0.4	1.7	2.6	μs
t _{PHL} , t _{PLH}	Driver propagation delay			0.8		2	μs
t SK(P)	Driver differential output pulse skew, t _{PHL} – t _{PLH}			20		250	ns
t _{PHZ} , t _{PLZ}	Driver disable time		See Figure 8 andFigure 9	0.1	5		μs
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled		0.2	3	μs	
		Receiver disabled		3	12		
DRIVER (HVD1786 AND HVD1792)							
t _r , t _f	Driver differential output rise/fall time	R _L = 54 Ω, C _L = 50 pF, see Figure 7		50		300	ns
t _{PHL} , t _{PLH}	Driver propagation delay					200	ns
tSK(P)	Driver differential output pulse skew, t _{PHL} – t _{PLH}					25	ns
t _{PHZ} , t _{PLZ}	Driver disable time		See Figure 8 andFigure 9		3		μs
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled			300	ns	
		Receiver disabled			10	μs	
		Receiver enabled	V _{CM} > V _{CC}	500	ns		
DRIVER (HVD1787 AND HVD1793)							
t _r , t _f	Driver differential output rise/fall time	R _L = 54 Ω, C _L = 50 pF, see Figure 7		3		30	ns
t _{PHL} , t _{PLH}	Driver propagation delay					50	ns
tSK(P)	Driver differential output pulse skew, t _{PHL} – t _{PLH}					10	ns
t _{PHZ} , t _{PLZ}	Driver disable time		See Figure 8 andFigure 9		3		μs
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled			300	ns	
		Receiver disabled			9	μs	
		Receiver enabled	V _{CM} > V _{CC}	500	ns		

Switching Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
RECEIVER (ALL DEVICES UNLESS OTHERWISE NOTED)							
t _r , t _f	Receiver output rise/fall time	C _L = 15 pF, see Figure 10		4	15	ns	
t _{PHL} , t _{PLH}	Receiver propagation delay time		85, 86, 91, 92	100	200	ns	
			87, 93		70		
t _{SK(P)}	Receiver output pulse skew, t _{PHL} – t _{PLH}		85, 86, 91, 92	6	20	ns	
			87, 93		5		
t _{PLZ} , t _{PHZ}	Receiver disable time	Driver enabled, see Figure 11		15	100	ns	
t _{PZL} (1), t _{PZH} (1)	Receiver enable time	Driver enabled, see Figure 11		80	300	ns	
t _{PZL} (2), t _{PZH} (2)		Driver disabled, see Figure 12		3	9	μs	

Typical Characteristics




Figure 1. Driver Output Current vs Supply Voltage




Figure 2. HVD1787 RMS Supply Current vs Signaling Rate




Figure 3. Bus Pin Current vs Bus Pin Voltage




Figure 4. Differential Output Voltage vs. Differential Load Current

Parameter Measurement Information

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω .




Figure 5. Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 6. Measurement of Driver Differential and Common-Mode Output With RS-485 Load






Figure 7. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 8. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load

Parameter Measurement Information (continued)



NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

Figure 9. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load




Figure 10. Measurement of Receiver Output Rise and Fall Times and Propagation Delays

Parameter Measurement Information (continued)




Figure 11. Measurement of Receiver Enable/Disable Times With Driver Enabled

Parameter Measurement Information (continued)




Figure 12. Measurement of Receiver Enable Times With Driver Disabled

Detailed Description

Overview

The SN65HVD17xx family of RS-485 transceivers are designed to operate up to 115kbps (SN65HVD1785 and HVD1791), 1Mbps (SN65HVD1786 and HVD1792), or 10Mbps (SN65HVD1787 or HVD1793) and to withstand DC overvoltage faults on the bus interface pins. This helps to protect the devices against damages resulting from direct shorts to power supplies, cable mis-wirings, connector failures, or other common faults.

The SN65HVD178x devices are half-duplex, and thus have the transmitter and receiver bus interfaces connected together internally. The SN65HVD179x family leaves these two interfaces separate, allowing for full-duplex communication. The low receiver loading allows for up to 256 nodes to share a common RS-485 bus. The devices feature a wide common-mode range as well as fail-safe receivers, which ensure a stable logic-level output during bus open, short, or idle conditions.

Functional Block Diagram




Figure 13. Half-Duplex Transceiver




Figure 14. Full Duplex Transceiver

Feature Description

Hot-Plugging

These devices are designed to operate in hot swap or hot pluggable applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. As shown in Figure 1, an internal Power-On Reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in Device Functional Modes, the ENABLE inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

Feature Description (continued)

Receiver Failsafe

The differential receiver is failsafe to invalid bus states caused by:

- open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together,
- or idle bus conditions that occur when no driver on the bus is actively driving.

In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

In the HVD17xx family of RS-485 devices, receiver failsafe is accomplished by offsetting the receiver thresholds so that the “input indeterminate” range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input VID is more positive than 200 mV, and must output a Low when the VID is more negative than -200 mV. The HVD17xx receiver parameters which determine the failsafe performance are VIT+ and VIT– and VHYS. In the Electrical Characteristics table, VIT– has a typical value of –150 mV and a minimum (most negative) value of -200 mV, so differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than 200 mV will always cause a High receiver output, because the typical value of VIT+ is -100mV, and VIT+ is never more positive than -10 mV under any conditions of temperature, supply voltage, or common-mode offset.

When the differential input signal is close to zero, it will still be above the VIT+ threshold, and the receiver output will be High. Only when the differential input is more negative than VIT– will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value VHYS (the separation between VIT+ and VIT–) as well as the value of VIT+.

For the HVD17xx devices, the typical noise immunity is typically about 150 mV, which is the negative noise level needed to exceed the VIT– threshold (VIT– TYP = –150 mV). In the worst case, the failsafe noise immunity is never less than 40 mV, which is set by the maximum positive threshold (VIT+ MAX = –10 mV) plus the minimum hysteresis voltage (VHYS MIN = 30 mV).

70-V Fault-Protection

The SN65HVD17xx family of RS-485 devices is designed to survive bus pin faults up to $\pm 70\text{V}$. The devices designed for fast signaling rate (10 Mbps) will not survive a bus pin fault with a direct short to voltages above 30V when:

1. the device is powered on AND
- 2a. the driver is enabled (DE=HIGH) AND D=HIGH AND the bus fault is applied to the A pin OR
- 2b. the driver is enabled (DE=HIGH) AND D=LOW AND the bus fault is applied to the B pin

Under other conditions, the device will survive shorts to bus pin faults up to 70V. Table 1 summarizes the conditions under which the device may be damaged, and the conditions under which the device will not be damaged.

Feature Description (continued)

Table 1. Device Conditions

POWER	DE	D	A	B	RESULTS
OFF	X	X	$-70V < V_A < 70V$	$-70V < V_B < 70V$	Device survives
ON	LO	X	$-70V < V_A < 70V$	$-70V < V_B < 70V$	Device survives
ON	HI	L	$-70V < V_A < 70V$	$-70V < V_B < 30V$	Device survives
ON	HI	L	$-70V < V_A < 70V$	$30V < V_B$	Damage may occur
ON	HI	H	$-70V < V_A < 30V$	$-70V < V_B < 30V$	Device survives
ON	HI	H	$30V < V_A$	$-70V < V_B < 30V$	Damage may occur

Additional Options

The SN65HVD17xx family also has options for J1708 applications, for always-enabled full-duplex versions (industry-standard 65LBC179 footprint) and for inverting-polarity versions, which allow users to correct a reversal of the bus wires without re-wiring.

Table 2. SN65HVD17xx Options for J1708 Applications

PART NUMBER	SN65HVD17xx		
FOOTPRINT/FUNCTION	SLOW	MEDIUM	FAST
Half-duplex (176 pinout)	85	86	87
Full-duplex no enables (179 pinout)	88	89	90
Full-duplex with enables (180 pinout)	91	92	93
Half-duplex with cable invert	94	95	96
Full-duplex with cable invert and enables	97	98	99
J1708	08	09	10




Figure 15. SN65HVD1708E Transceiver for J1708 Applications




Figure 16. SN65HVD17xx Always-Enabled Driver Receiver




Figure 17. SN65HVD17xx Options With Inverting Feature to Correct for Miswired Cables

Device Functional Modes

Table 3. Driver Function Table

INPUT	ENABLE	OUTPUTS		
D	DE	A	B	
H	H	H	L	Actively drive bus high
L	H	L	H	Actively drive bus low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus high by default

Table 4. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R	
$V_{IT+} < V_{ID}$	L	H	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output
Idle (terminated) bus	L	H	Fail-safe high output

Application Information

The SN65HVD17xx family consists of both half-duplex and full-duplex transceivers that can be used for asynchronous data communication. Half-duplex implementations require one signaling pair (two wires), while full-duplex implementations require two signaling pairs (four wires). The driver and receiver enable pins of the SN65HVD17xx family allow for control over the direction of data flow. Since it is common for multiple transceivers to share a common communications bus, care should be taken at the system level to ensure that only one driver is enabled at a time. This avoids bus contention, a fault condition in which multiple drivers attempt to send data at the same time.

Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Figure 18. Typical RS-485 Network With Half-duplex Transceivers




Figure 19. Typical RS-485 Network With Full-duplex Transceivers

Typical Application (continued)

Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




Figure 20. Cable Length vs Data Rate Characteristic

Even higher data rates are achievable (for example, 10 Mbps for the SN65HVD1787 and SN65HVD1793) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.

Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

$$L_{\text{stub}} \leq 0.1 \times t_r \times V \times c$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3×10^8 m/s)
- v is the signal velocity of the cable or trace as a factor of c

Receiver Failsafe

The differential receiver of the SN65HVD17xx family is failsafe to invalid bus states caused by:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver will output a failsafe logic high state so that the output of the receiver is not indeterminate.

Typical Application (continued)

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the “input indeterminate” range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input VID is more positive than +200 mV, and must output a low when VID is more negative than -200 mV. The receiver parameters which determine the failsafe performance are VIT(+) and VIT(-). As shown in the Electrical Characteristics table, differential signals more negative than -200 mV will always cause a low receiver output, and differential signals more positive than +200 mV will always cause a high receiver output.

When the differential input signal is close to zero, it is still above the maximum VIT(+) threshold of -10 mV, and the receiver output will be high.

Detailed Design Procedure

Although the SN65HVD17xx family is internally protected against human-body-model ESD strikes up to 16 kV, additional protection against higher-energy transients can be provided at the application level by implementing external protection devices.

Application Curve





Figure 21. SN65HVD1785 Differential Output at 115 kbps

Physical Dimensions


DIP-8



Dimensions In Millimeters(DIP-8)

Symbol:	A	B	D	D1	E	L	L1	a	b	c	d
Min:	6.10	9.00	8.10	7.42	3.10	0.50	3.00	1.50	0.85	0.40	2.54 BSC
Max:	6.68	9.50	10.9	7.82	3.55	0.70	3.60	1.55	0.90	0.50	

SOP-8




Dimensions In Millimeters(SOP-8)

Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	1.35	0.05	4.90	5.80	3.80	0.40	0°	0.35	1.27 BSC
Max:	1.55	0.20	5.10	6.20	4.00	0.80	8°	0.45	

Physical Dimensions


SOP-14



Dimensions In Millimeters(SOP-14)

Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	1.35	0.05	8.55	5.80	3.80	0.40	0°	0.35	1.27 BSC
Max:	1.55	0.20	8.75	6.20	4.00	0.80	8°	0.45	

TSSOP-14




Dimensions In Millimeters(TSSOP-14)

Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	0.85	0.05	4.90	6.20	4.30	0.40	0°	0.20	0.65 BSC
Max:	0.95	0.20	5.10	6.60	4.50	0.80	8°	0.25	

Physical Dimensions

MSOP-8



Dimensions In Millimeters(MSOP-8)									
Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	0.80	0.05	2.90	4.75	2.90	0.35	0°	0.25	0.65 BSC
Max:	0.90	0.20	3.10	5.05	3.10	0.75	8°	0.35	

Revision History

REVISION NUMBER	DATE	REVISION	PAGE
V1.0	2014-11	New	1-25
V1.1	2020-8	Update encapsulation type、Updated DIP-8 dimension	1、 21
V1.2	2025-7	Add a model marking name、 Update Lead Temperature	1、 4

IMPORTANT STATEMENT:

Huaguan Semiconductor reserves the right to change its products and services without notice. Before ordering, the customer shall obtain the latest relevant information and verify whether the information is up to date and complete. Huaguan Semiconductor does not assume any responsibility or obligation for the altered documents.

Customers are responsible for complying with safety standards and taking safety measures when using Huaguan Semiconductor products for system design and machine manufacturing. You will bear all the following responsibilities: Select the appropriate Huaguan Semiconductor products for your application; Design, validate and test your application; Ensure that your application meets the appropriate standards and any other safety, security or other requirements. To avoid the occurrence of potential risks that may lead to personal injury or property loss.

Huaguan Semiconductor products have not been approved for applications in life support, military, aerospace and other fields, and Huaguan Semiconductor will not bear the consequences caused by the application of products in these fields. All problems, responsibilities and losses arising from the user's use beyond the applicable area of the product shall be borne by the user and have nothing to do with Huaguan Semiconductor, and the user shall not claim any compensation liability against Huaguan Semiconductor by the terms of this Agreement.

The technical and reliability data (including data sheets), design resources (including reference designs), application or other design suggestions, network tools, safety information and other resources provided for the performance of semiconductor products produced by Huaguan Semiconductor are not guaranteed to be free from defects and no warranty, express or implied, is made. The use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan Semiconductor. Not all parameters of each device need to be tested.

The documentation of Huaguan Semiconductor authorizes you to use these resources only for developing the application of the product described in this document. You have no right to use any other Huaguan Semiconductor intellectual property rights or any third party intellectual property rights. It is strictly forbidden to make other copies or displays of these resources. You should fully compensate Huaguan Semiconductor and its agents for any claims, damages, costs, losses and debts caused by the use of these resources. Huaguan Semiconductor accepts no liability for any loss or damage caused by infringement.