

| ID | R _{DS} (ON)(Typ) | VDSS |
|-----|---------------------------|------|
| 23A | 120mΩ | 500V |


Applications:

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)
- AC-DC Switching Power Supply

Features:

- Low gate charge
- Low RDS(on) per chip area(Low FOM)
- Very low switching and conduction loss
- Extremely high commutation ruggedness
- Ultra fast body diode





| Part Number | Package | Marking | Packing | Qty. |
|-------------|---------|------------|---------|--------|
| RSF50R140F | T0-220F | RSF50R140F | Tube | 50 PCS |

Absolute Maximun Ratings Tc= 25 °C unless otherwise specified

| Symbol | Parameter | RSF50R140F | Units |
|----------------|---|------------|---------------|
| VDSS | Drain-to-Source Voltage | 500 | V |
| ID | Continuous Drain Current TC=25℃ | 23 | |
| ID | Continuous Drain Current TC=100°C | 14.8 | Α |
| IDM | Pulsed Drain Current TP=100uS | 69 | |
| PD | Power Dissipation | 123 | W |
| VGS | Gate- to- Source Voltage | ±30 | V |
| EAS | Single Pulse Avalanche Engergy L=10mH,VDS=100V,TJ=25℃ | 500 | mJ |
| dv/dt | MOSFET dv/dt ruggedness VDS = 0400V | 50 | |
| dv/dt | Reverse diode dv/dt VDS = 0400V Tj = 25°C, ISD≤ID | 15 | V/ns |
| | Maximum Temperature for Soldering | 300 | |
| TL TPKG | Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds | 260 | ${\mathbb C}$ |
| TJ and TSTG | Operating Junction and Storage Temperature Range | -55 to 150 | |

^{*} Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



Thermal Resistance

| Symbol | Parameter | RSF50R140F | Units | Test Conditions |
|--------|----------------------|------------|-------|---|
| RθJC | Junction-to-Case | 1.01 | °C/W | Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}$ C |
| RθJA | Junction-to- Ambient | 41.18 | | 1 cubic foot chamber,free air. |

OFF Characteristics TJ= 25[°]C unless otherwise specified

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|--------|-----------------------------------|------|------|------|-------|-----------------|
| D)/DCC | Drain- to- source Breakdown | 500 | | | W | VGS=0V |
| BVDSS | Voltage | 300 | | | V | ID=250μA |
| IDSS | Duein to Source Leakers Cumment | | | 5 | | VDS=500V |
| וטטט | Drain- to- Source Leakage Current | | | 5 | μΑ | VGS=0V |
| | Cata to Course Famusand Lockers | | | 100 | | VGS=30V |
| ICCC | Gate- to- Source Forward Leakage | | | 100 | Λ | VDS=0V |
| IGSS | Cata to Course Poverse Leekers | | | 100 | nA | VGS=-30V |
| | Gate- to- Source Reverse Leakage | | | -100 | | VDS=0V |

ON Characteristics TJ=25 ℃ unless otherwise specified

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|---------|------------------------------|------|------|------|-------|-----------------|
| RDS(on) | Static Drain- to- Source On- | | 120 | 140 | mΩ | VGS=10V |
| KD3(0H) | Resistance | | 120 | 140 | 11152 | ID=6.9A |
| VGS(TH) | Cata Threahald Valtage | 2 | 4 | E | > | VGS=VDS |
| VG3(1H) | Gate Threshold Voltage | 3 | 4 | 5 | V | ID=250μA |

Resistive Switching Characteristics Essentially independent of operating temperature

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|---------|----------------------|------|------|------|-------|--------------------|
| td(ON) | Turn- on Delay Time | | 22 | | | |
| trise | Rise Time | | 26 | | ~C | VDS=400V ID=13A |
| td(OFF) | Turn- OFF Delay Time | | 48 | | nS | RG=15Ω VGS=10V |
| tfall | Fall Time | | 16 | | | V 65 15V |



Dynamic Characteristics Essentially independent of operating temperature

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|--------|---------------------------------|------|------|------|-------|------------------------------|
| Ciss | Input Capacitance | | 1370 | | | VGS=0V |
| Coss | Output Capacitance | | 56 | | pF | VDS=50V |
| Crss | Reverse Transfer Capacitance | | 1.13 | | | f=1.0MHz |
| RG | Gate Resistance | | 6.8 | | Ω | VDS=0V VGS=0V f=1.0MHz |
| Qg | Total Gate Charge | | 33 | | | VDS=400V |
| Qgs | Gate- to- Source Charge | | 8.3 | | nC | ID=13A |
| Qgd | Gate-to-Drain(" Miller") Charge | | 14 | | | VGS=10V |

Source-Drain Diode Characteristics


| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|--------|-------------------------------|------|------|------|-------|--------------------|
| IS | Continuous Source Current | | -1 | 20 | Α | Integral pn- diode |
| ISM | Maximum Pulsed Current | | | 80 | Α | in MOSFET |
| VSD | Diode Forward Voltage | | | 1.0 | V | IS=25A VGS=0V |
| trr | Reverse Recovery Time | | 125 | | nS | \/D-200\/ |
| Qrr | Reverse Recovery Charge | | 0.91 | | μС | VR=300V IS=13A |
| Irr | Peak Reverse Recovery Current | | 14 | | Α | di/dt=100A/μs |

Notes:

^{* 1.} Repetitive rating, pulse width limited by maximum junction temperature.



Typical Feature Curve






Figure 3. On-state Resistance




Figure 5. Capacitance




Figure 2. Transfer Characteristics




Fig 4. On-state Resistance with Temperature





Figure 6. Gate Charge



REV:P-B01-08-2025



Figure 7. Forward characteristics of reverse diode




Figure 9. Breakdown Voltage with Temperature




Figure 11. Coss Capacitor Stored Energy




Figure 8. Power Dissipation Derating Curve




Figure 10. Normalized Threshold Voltage vs. Temperature





Figure 12. Maximum Drain Current




REV:P-B01-08-2025 www.reasunos.com

5/9




Figure 13. Safe Operating Area



V_{D8} Drain-Source Voltage(V)

Figure 14. Maximum Transient Thermal Characteristics





Test Circuits and Waveforms

Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform






Figure C: Unclamped Inductive Switching Test Circuit and Waveform




REV:P-B01-08-2025



Package outline drawing(TO-220F Unit: mm)



| Dim. | Min. | Max. |
|------|-------|-------|
| Α | 9.95 | 10.36 |
| A1 | 4.5 | 5.0 |
| В | 2.95 | 3.25 |
| С | 1.25 | 1.45 |
| D | 12.60 | 13.60 |
| E | 0.40 | 0.60 |
| F | 2.8 | 3.5 |
| G | 1.30 | 1.45 |
| Н | (2.54 | 1) |
| 1 | (5.08 | 3) |
| J | 4.60 | 4.75 |
| к | 2.45 | 2.65 |
| L | 6.5 | 6.8 |
| М | 15.4 | 16.0 |
| N | 2.25 | 3.05 |
| 0 | 0.45 | 0.55 |
| Р | 0.70 | 0.90 |



| Dim. | Min. | Max. | | |
|------|--------|-------|--|--|
| W | 9.95 | 10.36 | | |
| W1 | (2.54) | | | |
| W2 | 0.70 | 0.90 | | |
| W3 | 1.25 | 1.47 | | |
| L | 15.67 | 16.07 | | |
| L1 | 6.48 | 6.88 | | |
| L2 | 3.2 | 3.4 | | |
| L3 | 12.6 | 13.6 | | |
| L4 | (3.23) | | | |
| Т | 4.50 | 4.90 | | |
| T1 | 2.34 | 2.74 | | |
| T2 | 2.25 | 2.95 | | |
| T3 | 0.45 | 0.60 | | |
| T4 | (0. | 70) | | |
| G | 3.08 | 3.28 | | |

All Dimensions in millimeter



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.