


N-Channel 100V MOSFET

E100N7P2HH1


V _{DS} (V)	R _{DS(on),max} (mΩ)	I _D (A)
100V	7.2 @ V _{GS} = 10V	85

PDFN5X6



Features

- Low R_{DS(on)} trench technology
- Low thermal impedance
- Fast switching speed
- 100% avalanche tested



Applications

- DC/DC conversion
- Power switch
- PD charger
- Moto driver

Package And Ordering Information

Ordering code	Package	Marking
E100N7P2HH1	PDFN5x6	E100N7P2HH1

Ordering Information

Package	Units/ Reel	Reels/ Inner Box	Units/ Inner Box
PDFN5x6	5000	1	5000

Key Performance Parameters

Parameter	Value	Unit
VDS, min @ Tj(max)	100	V
ID, pulse	340	A
RDS(ON), max @ VGS=10V	7.2	mΩ
Qg	22	nC

Absolute Maximum Ratings at Tj=25°C Unless Otherwise Noted

Parameter	Symbol	Limit	Unit
Drain-source voltage	V _{DS}	100	V
Gate-source voltage	V _{GS}	±20	
Continuous drain current	I _D	85	A
		-	
Pulsed drain current	I _{D,pulse}	340	A
Avalanche energy, single pulse	E _{AS}	200	
Power dissipation	P _D	113	W
		-	
Operating junction and storage temperature range	T _J , T _{stg}	-55 to 150	°C

Thermal Characteristics


Parameter	Symbol	Max.	Unit
Thermal resistance, junction-to-case	R _{θJC}	1.1	°C/W
Thermal resistance, junction-to-ambient	R _{θJA}	62	

Electrical Characteristics at Tj=25°C unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions
Static						
Drain to source breakdown voltage	V _{(BR)DSS}	100			V	V _{GS} = 0, I _D = 250 μA
Gate-source threshold voltage	V _{GS(th)}	2	3	4	V	V _{DS} = V _{GS} , I _D = 250 μA
Gate-body leakage	I _{GSS}			±100	nA	V _{DS} = 0 V, V _{GS} = ±20 V
Zero gate voltage drain current	I _{DSS}			1	μA	V _{DS} = 100 V, V _{GS} = 0 V
Drain-source on-resistance	R _{DS(on)}		6.4	7.2	mΩ	V _{GS} = 10 V, I _D = 30 A
Drain-source on-resistance	R _{DS(on)}		9	-	mΩ	V _{GS} = 6 V, I _D = 20 A
Gate resistance	R _g		1.2		Ω	f=1MHz

Gate Charge					
Total gate charge	Qg		22		nC $V_{DS} = 50 \text{ V}$, $I_D = 25 \text{ A}$, $V_{GS} = 10 \text{ V}$
Gate-source charge	Qgs		6		
Gate-drain charge	Qgd		7		
Gate plateau voltage	$V_{plateau}$		4.9		
Dynamic					
Turn-on delay time	$t_{d(on)}$		13		ns $V_{DS} = 50 \text{ V}$, $I_D = 25 \text{ A}$, $V_{GS} = 10 \text{ V}$, $R_{GEN} = 2 \Omega$
Rise time	t_r		4		
Turn-off delay time	$t_{d(off)}$		19		
Fall time	t_f		4		
Input capacitance	C_{iss}		1676		pF $V_{DS} = 25 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1 \text{ MHz}$
Output capacitance	C_{oss}		1103		
Reverse transfer capacitance	C_{rss}		39		
Body Diode					
Diode forward voltage	V_{SD}			1.3	V $V_{GS} = 0 \text{ V}$, $I_F = 30 \text{ A}$
Reverse recovery time	t_{rr}		45		ns $V_R = 50 \text{ V}$, $I_S = 25 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$
Reverse recovery charge	Q_{rr}		58		
Peak reverse recovery current	I_{rrm}		2.1		

Electrical Characteristics Diagrams






Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain-source breakdown voltage




Figure 6. Drain-source on-state resistance




Figure 7. Threshold voltage




Figure 8. Forward characteristic of body diode




Figure 9. Drain-source on-state resistance




Figure 10. Drain current




Figure 11. Safe operation area $T_c=25^\circ\text{C}$




Figure 12. Max. transient thermal impedance

Test circuits and waveforms




Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms





Figure 4. Diode reverse recovery test circuit & waveforms

Package Outline Dimensions



Symbols	Millimeters		
	MIN.	NOM.	MAX.
A	0.90	1.05	1.20
b	0.35	0.40	0.50
C	0.20	0.25	0.35
D	4.90	5.05	5.10
D1	3.72	3.82	3.92
E	6.00	6.15	6.25
E1	5.60	5.75	5.90
E2	3.47	3.57	3.67
e	1.27 BSC.		
H	0.48	0.58	0.68
K	1.17	1.27	1.37
L	0.64	0.69	0.75
L1/L2	0.10 ~ 0.20		
θ	8°	10°	12°
M	0.08 REF.		
N	0	-	0.15
O	0.25 REF.		
P	1.28 REF.		

Legal Disclaimer

The information given in this document shall be for illustrative purposes only and shall in no event be regarded as a guarantee of conditions or characteristics. Existar Technologies reserves the right to change any information herein. With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Existar Technologies or its affiliates hereby make no representation or warranty of any kind, expressed or implied, as to any information provided hereunder, including without limitation as to the accuracy, completeness or non-infringement of intellectual property rights of any third party, and they assume no liability for the consequences of use of such information. In addition, any information given in this document is subject to customer's compliance with its obligations stated herein and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Existar Technologies in customer's applications. The information contained herein is exclusively intended for technically trained staff. No license is granted by implication under any patent right, copyright, mask work right, or other intellectual property right. It is customer's sole responsibility to evaluate the suitability of the product for the intended application and the completeness of the product information given herein with respect to such application. In no event shall Existar Technologies or its affiliates be liable to any party for any direct, indirect, special, punitive, incidental or consequential damages of any nature whatsoever, including but not limited to loss of profits and loss of goodwill, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory.