

1-of-8 Analog Multiplexer/Demultiplexer

CJ74LV4051 Logic

1 Introduction

The CJ74LV4051 is a low-voltage CMOS device and is pin and function compatible with the CJ74HC/HCT4051.

The CJ74LV4051 is an 8-channel analog multiplexer/demultiplexer with three digital select inputs (S0 to S2), an active-LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and a common input/output (Z).

2 Available Packages

PART NUMBER	PACKAGE
CJ74LV4051	SOP16
	TSSOP16


Note: For all available packages, please refer to the part Orderable Information.

3 Features

- Optimized for low-voltage applications: 2.0V to 6.0V
- Accepts TTL input levels between $V_{CC}=2.7V$ and $V_{CC}=3.6V$
- Low ON resistance:
 - 110Ω (typical) at $V_{CC}-V_{EE}=2.0V$
 - 90Ω (typical) at $V_{CC}-V_{EE}=3.0V$
 - 60Ω (typical) at $V_{CC}-V_{EE}=4.5V$
- Logic level translation: to enable 3V logic to communicate with $\pm 3V$ analog signals
- Typical 'break before make' built in
- Specified from $-40^{\circ}C$ to $+125^{\circ}C$

4 Applications

- Telecommunications
- eCall
- Infotainment



Logic diagram

5 Orderable Information

DEVICE	PACKAGE	OP TEMP	ECO PLAN	MSL	PACKING OPTION	SORT
CJ74LV4051AEN	SOP16	-40~125°C	RoHS & Green	Level 3 168HR	Tape and Reel 4000 Units/Reel	Active
CJ74LV4051BEN	TSSOP16	-40~125°C	RoHS & Green	Level 3 168HR	Tape and Reel 5000 Units/Reel	Active

Note:

ECO PLAN: For the RoHS and Green certification standards of this product, please refer to the official report provided by JSCJ.

MSL: Moisture Sensitivity Level. Determined according to JEDEC industry standard classification.

SORT: Specifically defined as follows:

Active: Recommended for new products;

Customized: Products manufactured to meet the specific needs of customers;

Preview: The device has been released and has not been fully mass produced. The sample may or may not be available;

NoRD: It is not recommended to use the device for new design. The device is only produced for the needs of existing customers;

Obsolete: The device has been discontinued.

6 Pin Configuration and Marking Information

6.1 Pin Configuration





Figure 6-1 Pin configuration

6.2 Pin Function

PIN		I/O ⁽¹⁾	DESCRIPTION
No.	NAME		
1	Y4	I/O	Independent input or output
2	Y6	I/O	Independent input or output
3	Z	I/O	Common output or input
4	Y7	I/O	Independent input or output
5	Y5	I/O	Independent input or output
6	$\bar{E}$	I	Enable input (active LOW)
7	VEE	P	Supply voltage
8	GND	G	Ground (0V)
9	S2	I	Select input
10	S1	I	Select input
11	S0	I	Select input
12	Y3	I/O	Independent input or output
13	Y0	I/O	Independent input or output
14	Y1	I/O	Independent input or output
15	Y2	I/O	Independent input or output
16	VCC	P	Supply voltage

(1) I-Input, O-Output, P-Power, G-Ground.

6.3 Marking Information



XXXX: Code, indicates weekly record information.

7 Specifications

7.1 Absolute Maximum Ratings

Voltages are referenced to GND (ground=0V), unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN.	MAX.	UNIT
V_{CC}	Supply voltage	-		-0.5	+7.0	V
I_{IK}	Input clamping current	$V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$		-	± 20	mA
I_{SK}	Switch clamping current	$V_{SW} < -0.5V$ or $V_{SW} > V_{CC} + 0.5V$		-	± 20	mA
I_{SW}	Switch current	$V_{SW} > -0.5V$ or $V_{SW} < V_{CC} + 0.5V$; Source or sink current		-	± 25	mA
T_{stg}	Storage temperature	-		-65	+150	°C
P_{tot}	Total power dissipation	-		-	500	mW
T_L	Soldering temperature	10s	SOP/TSSOP	-	260	°C

Note: Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to GND. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

7.2 Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{CC}	Supply voltage	-	2	3.3	6	V
V_I	Input voltage	-	0	-	V_{CC}	V
V_{SW}	Switch voltage	-	0	-	V_{CC}	V
T_{amb}	Ambient temperature	In free air	-40	-	+125	°C
$\Delta t/\Delta V$	Input transition rise and fall rate	$V_{CC} = 2.0V$ to $2.7V$	-	-	200	ns/V
		$V_{CC} = 2.7V$ to $6.0V$	-	-	100	ns/V

7.3 ESD Ratings

SYMBOL	ESD RATINGS		VALUE	UNIT
$V_{ESD-HBM}$	Electrostatic discharge	Human body model (HBM) ⁽¹⁾	± 2000	V

(1) JEDEC document JEP155 states that 500-V H1BM allows safe manufacturing with a standard ESD control process.

7.4 Electrical Characteristics

7.4.1 DC Characteristics 1

$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT
V_{IH}	HIGH-level input voltage	$V_{CC}=2.0\text{V}$		1.4	-	-	V
		$V_{CC}=2.7\text{V}$ to 3.6V		2.0	-	-	V
		$V_{CC}=4.5\text{V}$		3.15	-	-	V
		$V_{CC}=6.0\text{V}$		4.20	-	-	V
V_{IL}	LOW-level input voltage	$V_{CC}=2.0\text{V}$		-	-	0.5	V
		$V_{CC}=2.7\text{V}$ to 3.6V		-	-	0.7	V
		$V_{CC}=4.5\text{V}$		-	-	1.15	V
		$V_{CC}=6.0\text{V}$		-	-	1.60	V
I_I	Input leakage current	$V_I = V_{CC}$ or GND	$V_{CC}=3.6\text{V}$	-	-	1.0	μA
			$V_{CC}=6.0\text{V}$	-	-	2.0	μA
$I_{S(OFF)}$	OFF-state leakage current	$V_I = V_{IH}$ or V_{IL} ; See Figure 8-12	$V_{CC}=3.6\text{V}$	-	-	1.0	μA
			$V_{CC}=6.0\text{V}$	-	-	2.0	μA
$I_{S(ON)}$	ON-state leakage current	$V_I = V_{IH}$ or V_{IL} ; See Figure 8-13	$V_{CC}=3.6\text{V}$	-	-	1.0	μA
			$V_{CC}=6.0\text{V}$	-	-	2.0	μA
I_{CC}	Supply current	$V_I = V_{CC}$ or GND; $I_O = 0\text{A}$	$V_{CC}=3.6\text{V}$	-	-	20	μA
			$V_{CC}=6.0\text{V}$	-	-	40	μA
ΔI_{CC}	Additional supply current	Per input; $V_I = V_{CC} - 0.6\text{V}$; $V_{CC} = 2.7\text{V}$ to 3.6V		-	-	500	μA
$R_{ON(peak)}$	ON resistance (peak)	$V_I = 0\text{V}$ to $V_{CC} - V_{EE}$	$V_{CC}=2.0\text{V}$; $I_{SW}=1000\mu\text{A}$	-	290	650	Ω
			$V_{CC}=2.7\text{V}$; $I_{SW}=1000\mu\text{A}$	-	150	300	Ω
			$V_{CC}=3.0\text{V}$ to 3.6V ; $I_{SW}=1000\mu\text{A}$	-	100	200	Ω
			$V_{CC}=4.5\text{V}$; $I_{SW}=1000\mu\text{A}$	-	80	160	Ω
			$V_{CC}=6.0\text{V}$; $I_{SW}=1000\mu\text{A}$	-	65	130	Ω
ΔR_{ON}	ON resistance mismatch between channels	$V_I = 0\text{V}$ to $V_{CC} - V_{EE}$	$V_{CC}=2.0\text{V}$; $I_{SW}=1000\mu\text{A}$	-	5	-	Ω
			$V_{CC}=2.7\text{V}$; $I_{SW}=1000\mu\text{A}$	-	4	-	Ω
			$V_{CC}=3.0\text{V}$ to 3.6V ; $I_{SW}=1000\mu\text{A}$	-	4	-	Ω
			$V_{CC}=4.5\text{V}$; $I_{SW}=1000\mu\text{A}$	-	3	-	Ω
			$V_{CC}=6.0\text{V}$; $I_{SW}=1000\mu\text{A}$	-	2	-	Ω
$R_{ON(rail)}$	ON resistance (rail)	$V_I = \text{GND}$	$V_{CC}=2.0\text{V}$; $I_{SW}=1000\mu\text{A}$	-	110	235	Ω
			$V_{CC}=2.7\text{V}$; $I_{SW}=1000\mu\text{A}$	-	85	170	Ω
			$V_{CC}=3.0\text{V}$ to 3.6V ; $I_{SW}=1000\mu\text{A}$	-	65	130	Ω
			$V_{CC}=4.5\text{V}$; $I_{SW}=1000\mu\text{A}$	-	60	120	Ω
			$V_{CC}=6.0\text{V}$; $I_{SW}=1000\mu\text{A}$	-	50	100	Ω
		$V_I = V_{CC} - V_{EE}$	$V_{CC}=2.0\text{V}$; $I_{SW}=1000\mu\text{A}$	-	150	320	Ω

			$V_{CC}=2.7V$; $I_{SW}=1000\mu A$	-	110	220	Ω
			$V_{CC}=3.0V$ to $3.6V$; $I_{SW}=1000\mu A$	-	85	170	Ω
			$V_{CC}=4.5V$; $I_{SW}=1000\mu A$	-	70	140	Ω
			$V_{CC}=6.0V$; $I_{SW}=1000\mu A$	-	60	120	Ω

Note:

(1) Typical values are measured at $T_{amb}=25^{\circ}C$.

7.4.2 DC Characteristics 2

$T_{amb}=-40^{\circ}C$ to $+125^{\circ}C$, voltages are referenced to GND (ground=0V), unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT
V_{IH}	HIGH-level input voltage	$V_{CC}=2.0V$		1.4	-	-	V
		$V_{CC}=2.7V$ to $3.6V$		2.0	-	-	V
		$V_{CC}=4.5V$		3.15	-	-	V
		$V_{CC}=6.0V$		4.20	-	-	V
V_{IL}	LOW-level input voltage	$V_{CC}=2.0V$		-	-	0.5	V
		$V_{CC}=2.7V$ to $3.6V$		-	-	0.7	V
		$V_{CC}=4.5V$		-	-	1.15	V
		$V_{CC}=6.0V$		-	-	1.60	V
I_I	Input leakage current	$V_I=V_{CC}$ or GND	$V_{CC}=3.6V$	-	-	2.0	μA
			$V_{CC}=6.0V$	-	-	4.0	μA
$I_{S(OFF)}$	OFF-state leakage current	$V_I=V_{IH}$ or V_{IL} ; See Figure 8-12	$V_{CC}=3.6V$	-	-	2.0	μA
			$V_{CC}=6.0V$	-	-	4.0	μA
$I_{S(ON)}$	ON-state leakage current	$V_I=V_{IH}$ or V_{IL} ; See Figure 8-13	$V_{CC}=3.6V$	-	-	2.0	μA
			$V_{CC}=6.0V$	-	-	4.0	μA
I_{CC}	Supply current	$V_I=V_{CC}$ or GND; $I_O=0A$	$V_{CC}=3.6V$	-	-	40	μA
			$V_{CC}=6.0V$	-	-	80	μA
ΔI_{CC}	Additional supply current	Per input; $V_I=V_{CC}-0.6V$; $V_{CC}=2.7V$ to $3.6V$		-	-	850	μA
$R_{ON(peak)}$	ON resistance (peak)	$V_I=0V$ to $V_{CC}-V_{EE}$	$V_{CC}=2.0V$; $I_{SW}=1000\mu A$	-	-	750	Ω
			$V_{CC}=2.7V$; $I_{SW}=1000\mu A$	-	-	350	Ω
			$V_{CC}=3.0V$ to $3.6V$; $I_{SW}=1000\mu A$	-	-	250	Ω
			$V_{CC}=4.5V$; $I_{SW}=1000\mu A$	-	-	200	Ω
			$V_{CC}=6.0V$; $I_{SW}=1000\mu A$	-	-	150	Ω
$R_{ON(rail)}$	ON resistance (rail)	$V_I=GND$	$V_{CC}=2.0V$; $I_{SW}=1000\mu A$	-	-	270	Ω
			$V_{CC}=2.7V$; $I_{SW}=1000\mu A$	-	-	200	Ω
			$V_{CC}=3.0V$ to $3.6V$; $I_{SW}=1000\mu A$	-	-	150	Ω
			$V_{CC}=4.5V$; $I_{SW}=1000\mu A$	-	-	140	Ω
			$V_{CC}=6.0V$; $I_{SW}=1000\mu A$	-	-	120	Ω
		$V_I=V_{CC}-V_{EE}$	$V_{CC}=2.0V$; $I_{SW}=1000\mu A$	-	-	370	Ω

			$V_{CC}=2.7V$; $I_{SW}=1000\mu A$	-	-	250	Ω
			$V_{CC}=3.0V$ to $3.6V$; $I_{SW}=1000\mu A$	-	-	205	Ω
			$V_{CC}=4.5V$; $I_{SW}=1000\mu A$	-	-	150	Ω
			$V_{CC}=6.0V$; $I_{SW}=1000\mu A$	-	-	135	Ω

Note:

(1) Typical values are measured at $T_{amb}=25^{\circ}C$.

7.4.3 AC Characteristics 1

$T_{amb}=-40^{\circ}C$ to $+85^{\circ}C$, voltages are referenced to GND (ground=0V), unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT
t_{pd}	Propagation delay	Yn to Z, Z to Yn; See Figure 8-4	$V_{CC}=2.0V$	-	9	17	ns
			$V_{CC}=2.7V$	-	6	13	ns
			$V_{CC}=3.0V$ to $3.6V$	-	5	10	ns
			$V_{CC}=4.5V$	-	4	9	ns
			$V_{CC}=6.0V$	-	3	8	ns
t_{en}	Enable time	$\bar{E}$ to Yn, Z; See Figure 8-5	$V_{CC}=2.0V$	-	49	94	ns
			$V_{CC}=2.7V$	-	36	69	ns
			$V_{CC}=3.0V$ to $3.6V$; $C_L=15pF$	-	23	-	ns
			$V_{CC}=3.0V$ to $3.6V$	-	28	55	ns
			$V_{CC}=4.5V$	-	25	47	ns
			$V_{CC}=6.0V$	-	19	38	ns
		Sn to Yn; See Figure 8-5	$V_{CC}=2.0V$	-	48	90	ns
			$V_{CC}=2.7V$	-	35	66	ns
			$V_{CC}=3.0V$ to $3.6V$; $C_L=15pF$	-	22	-	ns
			$V_{CC}=3.0V$ to $3.6V$	-	27	53	ns
			$V_{CC}=4.5V$	-	24	45	ns
			$V_{CC}=6.0V$	-	18	34	ns
t_{dis}	Disable time	$\bar{E}$ to Yn, Z; See Figure 8-5	$V_{CC}=2.0V$	-	51	93	ns
			$V_{CC}=2.7V$	-	38	69	ns
			$V_{CC}=3.0V$ to $3.6V$; $C_L=15pF$	-	25	-	ns
			$V_{CC}=3.0V$ to $3.6V$	-	30	56	ns
			$V_{CC}=4.5V$	-	29	48	ns
			$V_{CC}=6.0V$	-	21	37	ns
		Sn to Yn; See Figure 8-5	$V_{CC}=2.0V$	-	41	73	ns
			$V_{CC}=2.7V$	-	31	54	ns
			$V_{CC}=3.0V$ to $3.6V$; $C_L=15pF$	-	20	-	ns
			$V_{CC}=3.0V$ to $3.6V$	-	24	44	ns

			$V_{CC}=4.5V$	-	22	37	ns
			$V_{CC}=6.0V$	-	17	29	ns

Note:

- (1) Typical values are measured at $T_{amb}=25^{\circ}C$.
- (2) t_{pd} is the same as t_{PLH} and t_{PHL} .
 t_{en} is the same as t_{PZL} and t_{PZH} .
 t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- (3) Typical values are measured at nominal supply voltage ($V_{CC}=3.3V$).

7.4.4 AC Characteristics 2

$T_{amb}=-40^{\circ}C$ to $+125^{\circ}C$, voltages are referenced to GND (ground=0V), unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT
t_{pd}	Propagation delay	Yn to Z, Z to Yn; See Figure 8-4	$V_{CC}=2.0V$	-	-	20	ns
			$V_{CC}=2.7V$	-	-	15	ns
			$V_{CC}=3.0V$ to $3.6V$	-	-	12	ns
			$V_{CC}=4.5V$	-	-	10	ns
			$V_{CC}=6.0V$	-	-	8	ns
t_{en}	Enable time	$\bar{E}$ to Yn, Z; See Figure 8-5	$V_{CC}=2.0V$	-	-	112	ns
			$V_{CC}=2.7V$	-	-	83	ns
			$V_{CC}=3.0V$ to $3.6V$	-	-	66	ns
			$V_{CC}=4.5V$	-	-	56	ns
			$V_{CC}=6.0V$	-	-	43	ns
		Sn to Yn; See Figure 8-5	$V_{CC}=2.0V$	-	-	107	ns
			$V_{CC}=2.7V$	-	-	79	ns
			$V_{CC}=3.0V$ to $3.6V$	-	-	63	ns
			$V_{CC}=4.5V$	-	-	54	ns
			$V_{CC}=6.0V$	-	-	41	ns
t_{dis}	Disable time	$\bar{E}$ to Yn, Z; See Figure 8-5	$V_{CC}=2.0V$	-	-	110	ns
			$V_{CC}=2.7V$	-	-	82	ns
			$V_{CC}=3.0V$ to $3.6V$	-	-	66	ns
			$V_{CC}=4.5V$	-	-	56	ns
			$V_{CC}=6.0V$	-	-	44	ns
		Sn to Yn; See Figure 8-5	$V_{CC}=2.0V$	-	-	90	ns
			$V_{CC}=2.7V$	-	-	67	ns
			$V_{CC}=3.0V$ to $3.6V$	-	-	54	ns
			$V_{CC}=4.5V$	-	-	46	ns
			$V_{CC}=6.0V$	-	-	36	ns

Note:

- (1) t_{pd} is the same as t_{PLH} and t_{PHL} .
 t_{en} is the same as t_{PZL} and t_{PZH} .
 t_{dis} is the same as t_{PLZ} and t_{PHZ} .

7.4.5 AC Characteristics 3

$T_{amb}=25^{\circ}\text{C}$, $\text{GND}=0\text{V}$, $t_r=t_f\leq 6.0\text{ns}$, $V_i=\text{GND}$ or V_{CC} , unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT
THD	Total harmonic Distortion	$f_i=1\text{kHz}$; $C_L=50\text{pF}$; $R_L=10\text{k}\Omega$; See Figure 8-8	$V_{CC}=3.0\text{V}$; $V_i=2.75\text{V(p-p)}$	-	0.8	-	%
			$V_{CC}=6.0\text{V}$; $V_i=5.5\text{V(p-p)}$	-	0.4	-	%
		$f_i=10\text{kHz}$; $C_L=50\text{pF}$; $R_L=10\text{k}\Omega$; See Figure 8-8	$V_{CC}=3.0\text{V}$; $V_i=2.75\text{V(p-p)}$	-	2.4	-	%
			$V_{CC}=6.0\text{V}$; $V_i=5.5\text{V(p-p)}$	-	1.2	-	%
$f_{(-3\text{dB})}$	-3db frequency response	$C_L=50\text{pF}$; $R_L=50\Omega$; See Figure 8-6	$V_{CC}=3.0\text{V}$	-	180	-	MHz
			$V_{CC}=6.0\text{V}$	-	200	-	MHz
α_{iso}	Isolation (OFF-state)	$f_i=1\text{MHz}$; $C_L=50\text{pF}$; $R_L=600\Omega$; See Figure 8-7	$V_{CC}=3.0\text{V}$	-	-50	-	dB
			$V_{CC}=6.0\text{V}$	-	-50	-	dB
V_{ct}	Crosstalk voltage	Between digital inputs and switch; $f_i=1\text{MHz}$; $C_L=50\text{pF}$; $R_L=600\Omega$; See Figure 8-9	$V_{CC}=3.0\text{V}$	-	0.11	-	V
			$V_{CC}=6.0\text{V}$	-	0.12	-	V
Xtalk	Crosstalk	Between switches; $f_i=1\text{MHz}$; $C_L=50\text{pF}$; $R_L=600\Omega$; See Figure 8-10	$V_{CC}=3.0\text{V}$	-	-60	-	dB
			$V_{CC}=6.0\text{V}$	-	-60	-	dB

Note:

- (1) To obtain 0dBm level at output for 1MHz (0dBm=1mW into 50 Ω), adjust f_i voltage.
- (2) To obtain 0dBm level at output for 1MHz (0dBm=1mW into 600 Ω), adjust f_i voltage.

8 Detailed Description

8.1 Overview

The CJ74LV4051 is a low-voltage CMOS device and is pin and function compatible with the CJ74HC/HCT4051.

The CJ74LV4051 is an 8-channel analog multiplexer/demultiplexer with three digital select inputs (S0 to S2), an active-LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and a common input/output (Z).

8.2 Functional Block Diagram




Figure 8-1 Functional diagram




Figure 8-2 Schematic diagram (one switch)

8.3 Function Table⁽¹⁾

INPUT				CHANNEL ON
$\bar{E}$	S2	S1	S0	
L	L	L	L	Y0 to Z
L	L	L	H	Y1 to Z
L	L	H	L	Y2 to Z
L	L	H	H	Y3 to Z
L	H	L	L	Y4 to Z
L	H	L	H	Y5 to Z
L	H	H	L	Y6 to Z
L	H	H	H	Y7 to Z
H	X	X	X	Switches off

(1) H=HIGH voltage level; L=LOW voltage level; X=don't care.

8.4 Testing Circuit

8.4.1 AC Testing Circuit 1




Figure 8-3 Test circuit for switching times

Definitions for test circuit:

C_L =Load capacitance including jig and probe capacitance.

R_T =Termination resistance should be equal to the output impedance Z_o of the pulse generator.

R_L =Load resistance.

V_{EXT} =External voltage for measuring switching times.

8.4.2 AC Testing Waveforms




Figure 8-4 Yn to Z, Z to Yn propagation delays




Figure 8-5 Enable and disable times

8.4.3 AC Testing Circuit 2




Figure 8-6 Test circuit for measuring frequency response




Figure 8-7 Test circuit for measuring isolation (OFF-state)






Figure 8-8 Test circuit for measuring total harmonic distortion




a. Test circuit




b. Input and output pulse definitions

V_I may be connected to S_n or $\bar{E}$.

Figure 8-9 Test circuit for measuring crosstalk voltage between digital inputs and switch




a. Switch closed condition



b. Switch open condition

Figure 8-10 Test circuit for measuring crosstalk between switches

8.4.4 On Resistance Test Circuit

Figure 8-11 Test circuit for measuring R_{ON}

8.4.5 DC Testing Circuit




Figure 8-12 Test circuit for measuring OFF-state leakage current




Figure 8-13 Test circuit for measuring ON-state leakage current

8.4.6 Measurement Points

SUPPLY VOLTAGE	INPUT	OUTPUT		
V_{CC}	V_M	V_M	V_X	V_Y
<2.7V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{EE} + 0.1V_{CC}$	$V_O - 0.1V_{CC}$
2.7V to 3.6V	1.5V	1.5V	$V_{EE} + 0.3V$	$V_O - 0.3V$
>3.6V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{EE} + 0.1V_{CC}$	$V_O - 0.1V_{CC}$


8.4.7 Test Data

SUPPLY VOLTAGE	INPUT		LOAD		V_{EXT}		
V_{CC}	V_I	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
<2.7V	V_{CC}	$\leq 6\text{ns}$	50pF	1k Ω	Open	V_{EE}	$2 \times V_{CC}$
2.7V to 3.6V	2.7V	$\leq 6\text{ns}$	15 pF, 50pF	1k Ω	Open	V_{EE}	$2 \times V_{CC}$
>3.6V	V_{CC}	$\leq 6\text{ns}$	50pF	1k Ω	Open	V_{EE}	$2 \times V_{CC}$

9 Mechanical Information

9.1 SOP16 Mechanical Information


9.1.1 SOP16 Outline Dimensions



SYMBOL	Dimensions In Millimeters		
	Min.	Typ.	Max.
A	1.35	-	1.80
A1	0.10	-	0.25
A2	1.25	-	1.55
b	0.33	-	0.51
c	0.19	-	0.25
D	9.50	-	10.10
E	5.80	-	6.30
E1	3.70	-	4.10
e	1.27 BSC		
L	0.35	-	0.89
θ	0°	-	8°
Unit: mm			

9.2 TSSOP16 Mechanical Information

9.2.1 TSSOP16 Outline Dimensions



SYMBOL	Dimensions In Millimeters		
	Min.	Typ.	Max.
A	-	-	1.20
A1	0.05	-	0.15
A2	0.80	-	1.05
b	0.19	-	0.30
c	0.09	-	0.20
D	4.90	-	5.10
E	6.20	-	6.60
E1	4.30	-	4.50
e	0.65 BSC		
L	0.45	-	0.75
θ	0°	-	8°
Unit: mm			

10 Notes and Revision History

10.1 Associated Product Family and Others

To view other products of the same type or IC products of other types, click the official website of JSCJ -- <https://www.jscj-elec.com> for more details.

10.2 Notes

Electrostatic Discharge Caution



This IC may be damaged by ESD. Relevant personnel shall comply with correct installation and use specifications to avoid ESD damage to the IC. If appropriate measures are not taken to prevent ESD damage, the hazards caused by ESD include but are not limited to degradation of integrated circuit performance or complete damage of integrated circuit. For some precision integrated circuits, a very small parameter change may cause the whole device to be inconsistent with its published specifications.

DISCLAIMER

IMPORTANT NOTICE, PLEASE READ CAREFULLY

The information in this data sheet is intended to describe the operation and characteristics of our products. JSCJ has the right to make any modification, enhancement, improvement, correction or other changes to any content in this data sheet, including but not limited to specification parameters, circuit design and application information, without prior notice.

Any person who purchases or uses JSCJ products for design shall: 1. Select products suitable for circuit application and design; 2. Design, verify and test the rationality of circuit design; 3. Procedures to ensure that the design complies with relevant laws and regulations and the requirements of such laws and regulations. JSCJ makes no warranty or representation as to the accuracy or completeness of the information contained in this data sheet and assumes no responsibility for the application or use of any of the products described in this data sheet.

Without the written consent of JSCJ, this product shall not be used in occasions requiring high quality or high reliability, including but not limited to the following occasions: medical equipment, military facilities and aerospace. JSCJ shall not be responsible for casualties or property losses caused by abnormal use or application of this product.

Official Website: www.jscj-elec.com

Copyright © JIANGSU CHANGJING ELECTRONICS TECHNOLOGY CO., LTD