

Description

The WL9100 series is a high voltage, ultralow-power, low dropout voltage regulator. The device can deliver 150mA output current with a dropout voltage of 450mV and allows an input voltage as high as 36V. The typical quiescent current is only 1.5μA. The device is available in fixed output voltages of 1.8,2.5,3.0,3.3,3.6,4.0,4.2,4.4 and 5.0V. The device features integrated short-circuit and thermal shutdown protection. Although designed primarily as fixed voltage regulators, the device can be used with external components to obtain variable voltages.

Features

- Wide Input Voltage Range: 3.0V to 36V
- Low Power Consumption: 1.5 μA (Typ)
- Maximum Output Current: 150mA
- Low Dropout Voltage:
 $V_{DROP} = 450mV @ I_{OUT} = 100mA$ (Typ.)
 $V_{DROP} = 700mV @ I_{OUT} = 150mA$ (Typ.)
- Output Voltage Accurate: $\pm 2\%$
($\pm 1\%$ It needs to be customized)
- Excellent Line/Load Regulation
- Good Transient Response
- Integrated Short-Circuit Protection
- Over-Temperature Protection
- Output Current Limit
- Low Temperature Coefficient
- Stable with Ceramic Capacitor
- RoHS Compliant and Lead (Pb) Free
- -40°C to +85°C Operating Temperature Range
- Fixed Output Voltage Versions: 1.8,2.5,3.0,3.3,3.6,4.0,4.2,4.4 and 5.0V.
- Available in Green SOT23-3, SOT89-3, SOT23-5, DFN1x1-4L, DFN2x2-3L Packages

Applications

- Battery-powered equipment
- Smoke detector and sensor
- Audio/Video Equipmen
- Weighting Scales
- Home Automation

Application Circuits






Figure 1. WL9100 Typical Application Circuit



Pin Configuration (TOP VIEW)



TOP VIEW



WL9100D4-XX DFN1x1-4L



WL9100D3-XX DFN2x2-3L

Pin Description

Pin No.										Pin Name	Pin Function
SOT23-3			SOT23-5		SOT89-3			DFN			
S3	SB	SC	S5	B5	P3	PB	PC	D4	D3		
1	3	3	2	1	1	2	2	2	2	GND	Ground.
3	1	2	1	2	2	1	3	4	3	VIN	Power Input
2	2	1	5	3	3	3	1	1	1	VOUT	Output Voltage
----	----	-----	3、4	4、5	-----	-----	-----	3	-----	NC	No Connection.
EP / TAB		In PCB layout, prefer to use large copper area to cover this pad for better thermal dissipation									

Order Information

WL9100①②-③④

Designator	Symbol	Description
①②	S3,SB,SC / P3,PB,PC / S5,B5 / D4,D3	SOT23-3 / SOT89-3 / SOT23-5 / DFN
③④	Integer e.g 1.8=18	Output Voltage 1.8,2.5,3.0,3.3,3.6,4.0,4.2,4.4 and 5.0V

Part NO.	Package	T/R Qty	Part NO.	Package	T/R Qty
WL9100S3-XX	SOT23-3	3,000 PCS	WL9100P3-XX	SOT89-3	1,000 PCS
WL9100SB-XX	SOT23-3(B-Type)	3,000 PCS	WL9100PB-XX	SOT89-3(B-Type)	1,000 PCS
WL9100SC-XX	SOT23-3(C-Type)	3,000 PCS	WL9100PC-XX	SOT89-3(C-Type)	1,000 PCS
WL9100S5-XX	SOT23-5	3,000 PCS	WL9100D4-XX	DFN1x1-4L	10,000 PCS
WL9100B5-XX	SOT23-5(B-Type)	3,000 PCS	WL9100D3-XX	DFN2x2-3L	5,000 PCS

For marking information, contact our sales representative directly

All WPMtek parts are Pb-Free and adhere to the RoHS directive.

Absolute Maximum Ratings

Item		Symbol	Rating	Unit
Supply Input Voltage		V _{IN}	-0.3 ~ 40	V
V _{OUT} to V _{IN}		V _{OUT} _ V _{IN}	-35 ~ -0.3	V
Regulated Output Voltage		V _{OUT}	-0.3 ~ 6.0	V
Output Current		I _{OUT}	Internally limited	mA
Power Dissipation P _D @T _A =+25°C	SOT23-3	P _D	450	mW
	SOT23-5		500	
	SOT23-5(B-Type)		450	
	SOT89-3		750	
	SOT89-3 (B、C-Type)		1250	
	DFN1X1-4L		530	
	DFN2X2-3L		830	
Thermal Resistance (Junction to air)	SOT23-3	θ _{JA}	280	°C /W
	SOT23-5		250	
	SOT23-5(B-Type)		280	
	SOT89-3		165	
	SOT89-3 (B、C-Type)		100	
	DFN1X1-4L		235	
	DFN2X2-3L		150	
Human Body Model (HBM)			±4000	V
Charged Device Mode (CDM)			±2000	V
Machine Mode (MM)			200	V
Storage Temperature Range		T _{STG}	-65 ~ +150	°C
Operating Junction Temperature		T _J	+150	°C
Lead Temperature (Soldering 10s)		T _{LEAD}	+260	°C

Note:

- 1、Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended period may affect device reliability.
- 2、Ratings apply to ambient temperature at +25°C
- 3、The package thermal impedance is calculated in accordance to JESD 51-7.

Recommended Operating Conditions

Item	Min	Max	Unit
Operating Ambient Temperature	-40	+85	°C
Input Voltage	3.0	24	V
Output Voltage	1.8	5.0	V

Electronic Characteristics

Eng Test Conditions: $V_{IN} = V_{OUT} + 2V$, $C_{IN} = 1\mu F$, $C_{OUT} = 10\mu F$, $T_A = 25^\circ C$, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IN}	Input Voltage	—	3.0	—	36	V
I_Q	Quiescent Current	$V_{IN} = 12V$, No Load	—	1.5	3	μA
V_{OUT}	Output Voltage	$V_{IN} = 12V$ $I_{OUT} = 10mA$	$V_{OUT} \times 0.98$	—	$V_{OUT} \times 1.02$	V
I_{OUT}	Output Current	—	150	—	—	mA
V_{DROP}	Dropout Voltage $V_{OUT} = 3.3V$	$I_{OUT} = 100mA$ $V_{OUT} = V_{OUTNOM} - 0.1V$	—	450	550	mV
		$I_{OUT} = 150mA$ $V_{OUT} = V_{OUTNOM} - 0.1V$	—	700	800	mV
ΔV_{LOAD}	Load Regulation	$V_{IN} = V_{OUTNOM} + 1V$ $1mA \leq I_{OUT} \leq 100mA$	—	0.03	0.05	%/mA
ΔV_{LINE}	Line Regulation	$V_{OUTNOM} + 1V \leq V_{IN} \leq 24V$ $I_{OUT} = 1mA$	—	0.01	0.02	%/V
I_{LIMIT}	Current Limit	—	—	200	—	mA
I_{SHORT}	Short Current	—	—	90	—	mA
T_{OTSD}	Thermal Shutdown Temperature	—	—	+150	—	$^\circ C$
T_{HYOTSD}	Thermal Shutdown Hysteresis	—	—	+20	—	$^\circ C$
V_{ON}	Output Noise Voltage	$C_{OUT} = 10\mu F$, $I_{OUT} = 30mA$ $BW = 10Hz \sim 100kHz$	—	100	—	μV_{rms}

Note : All limits specified at room temperature ($T_A = 25^\circ C$) unless otherwise specified. All room temperature limits are 100% production tested. All limits at temperature extremes are ensured through correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Functional Block Diagram




Figure 2. WL9100 Block Diagram

Ordering Information

WL9100XX-XXX				
WPM	Product Series	Package	Output Voltage	Accuracy
		S5:SOT23-5	18:1.8V	B: $\pm 2\%$ (default)
		S3:SOT23-3	25:2.5V	
		P3:SOT89-3	28:2.8V	
		P5:SOT89-5	30:3.0V	
		D4:DFN1X1-4L	33:3.3V	
		D3:DFN2X2-3L	36:3.6V	
			40:4.0V	
			42:4.2V	
			44:4.4V	
			50:5.0V	

Application Guideline

■ Input Capacitor

A $\geq 1\mu\text{F}$ ceramic capacitor is recommended to connect between VIN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both VIN and GND.

■ Output Capacitor

An output capacitor is required for the stability of the LDO. The recommended output capacitance is $\geq 10\mu\text{F}$, ceramic capacitor is recommended, and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to VOUT and GND pins.

■ Dropout Voltage

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at specific output current. The dropout voltage V_{DROP} also can be expressed as the voltage drop on the pass-FET at specific output current (I_{RATED}) while the pass-FET is fully operating at ohmic region and the pass-FET can be characterized as a resistance $R_{\text{DS(ON)}}$. Thus the dropout voltage can be defined as ($V_{\text{DROP}} = V_{\text{IN}} - V_{\text{OUT}} = R_{\text{DS(ON)}} \times I_{\text{RATED}}$). For normal operation, the suggested LDO operating range is ($V_{\text{IN}} > V_{\text{OUT}} + V_{\text{DROP}}$) for good transient response and PSRR ability. Vice versa, while operating at the ohmic region will degrade the performance severely.

■ Thermal Application

For continuous operation, do not exceed the absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated as below:

$T_A = 25^\circ\text{C}$, AISIS DEMO PCB

The max $P_D = (T_j - T_A) / \theta_{JA}$.


Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in the equation below:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

■ Layout Consideration

By placing input and output capacitors on the same side of the PCB as the LDO, and placing them as close as is practical to the package can achieve the best performance. The ground connections for input and output capacitors must be back to the WL9100 ground pin using as wide and as short of a copper trace as is practical. Connections using long trace lengths, narrow trace widths, and/or connections through via must be avoided. These add parasitic inductances and resistance that results in worse performance especially during transient conditions.

Marking



WPMtek reserves the right to make changes to the product specification and data in this document without notice. WPMtek makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does WPMtek assume any liability arising from the application or use of any products or circuits, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Any enquiry, please write to sales@wpmtek.com for further information.