

Description

The WL9100 series is a high voltage, ultralow-power, low dropout voltage regulator. The device can deliver 150mA output current with a dropout voltage of 450mV and allows an input voltage as high as 36V. The typical quiescent current is only 1.5µA. The device is available in fixed output voltages of 1.8,2.5,3.0,3.3,3.6,4.0,4.2,4.4 and 5.0V.The device features integrated short-circuit and thermal shutdown protection. Although designed primarily as fixed voltage regulators, the device can be used with external components to obtain variable voltages.

Features

- Wide Input Voltage Range: 3.0V to 36V
- Low Power Consumption: 1.5 μA (Typ)
- Maximum Output Current: 150mA
- Low Dropout Voltage:
 - VDROP = 450mV @IOUT = 100mA (Typ.)
 - $V_{DROP} = 700 \text{mV} @ I_{OUT} = 150 \text{mA} (Typ.)$
- Output Voltage Accurate: ± 2 %(±1 % It needs to be customized)
- Excellent Line/Load Regulation
- Good Transient Response
- Integrated Short-Circuit Protection
- Over-Temperature Protection
- Output Current Limit
- Low Temperature Coefficient
- Stable with Ceramic Capacitor
- RoHS Compliant and Lead (Pb) Free
- → -40°C to +85°C Operating Temperature Range
- Fixed Output Voltage Versions: 1.8,2.5,3.0,3.3,3.6,4.0,4.2,4.4 and 5.0V.
- Available in Green SOT23-3, SOT89-3, SOT23-5, DFN1x1-4L, DFN2x2-3L Packages

Applications

- Battery-powered equipment
- Smoke detector and sensor
- Audio/Video Equipmen
- Weighting Scales
- Home Automation



Application Circuits






Figure 1. WL9100 Typical Application Circuit


Pin Configuration (TOP VIEW)

















WL9100D4-XX DFN1x1-4L

WL9100D3-XX DFN2x2-3L

Pin Description

Pin No.												
SOT23-3		SOT	T23-5 SOT89-3		3	DFN		Pin Name	Pin Function			
S3	SB	SC	S5	B5	P3	РВ	PC	D4	D3			
1	3	3	2	1	1	2	2	2	2	GND	Ground.	
3	1	2	1	2	2	1	3	4	3	VIN	Power Input	
2	2	1	5	3	3	3	1	1	1	VOUT	Output Voltage	
			3、4	4、5	-			3		NC	No Connection.	
EP / TAB In PCB layout, prefer to use large copper area to cover this pad for better thermal dissipation						mal dissipation						

Order Information

WL910012-34

Designator	Symbol	Description				
12	S3,SB,SC / P3,PB,PC / S5,B5 / D4,D3	SOT23-3 / SOT89-3 / SOT23-5 / DFN				
34	Integer e.g 1.8=18	Output Voltage1.8,2.5,3.0,3.3,3.6,4.0,4.2,4.4 and 5.0V				

Part NO.	Package	T/R Qty	Part NO.	Package	T/R Qty
WL9100S3-XX	SOT23-3	3,000 PCS	WL9100P3-XX	SOT89-3	1,000 PCS
WL9100SB-XX	SOT23-3(B-Type)	3,000 PCS	WL9100PB-XX	SOT89-3(B-Type)	1,000 PCS
WL9100SC-XX	SOT23-3(C-Type)	3,000 PCS	WL9100PC-XX	SOT89-3(C-Type)	1,000 PCS
WL9100S5-XX	SOT23-5	3,000 PCS	WL9100D4-XX	DFN1X1-4L	10,000 PCS
WL9100B5-XX	SOT23-5(B-Type)	3,000 PCS	WL9100D3-XX	DFN2X2-3L	5,000 PCS

For marking information, contact our sales representative directly

All WPMtek parts are Pb-Free and adhere to the RoHS directive.



Absolute Maximum Ratings

	Item	Symbol	Rating	Unit
Supply Input Voltage		VIN	-0.3 ~ 40	V
VOUT to VIN		Vout _ Vin	-35 ~ -0.3	V
Regulated Output Voltag	ge	Vout	-0.3 ~ 6.0	V
Output Current		lout	Internally limited	mA
	SOT23-3		450	
	SOT23-5		500	
Dawar Dissipation	SOT23-5(B-Type)		450	
Power Dissipation	SOT89-3	P _D	750	mW
P _D @T _A =+25℃	SOT89-3 (B、C-Type)		1250	
	DFN1x1-4L		530	
	DFN2X2-3L		830	
	SOT23-3		280	
	SOT23-5		250	
The same of Decision	SOT23-5(B-Type)		280	
Thermal Resistance	SOT89-3	θJA	165	°C /W
(Junction to air)	SOT89-3 (B、C-Type)		100	
	DFN1X1-4L		235	
	DFN2X2-3L		150	
Human Body Model (H	HBM)	±4000		V
Charged Device Mode	(CDM)	±2000		V
Machine Mode (MM)		200		V
Storage Temperature R	ange	Tstg	-65 ~ +150	°C
Operating Junction Tem	perature	TJ	+150	°C
Lead Temperature (Solo	dering 10s)	TLEAD	+260	°C

Note:

- 1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended period may affect device reliability.
- 2. Ratings apply to ambient temperature at +25°C
- 3. The package thermal impedance is calculated in accordance to JESD 51-7.

Recommended Operating Conditions

Item	Min	Max	Unit
Operating Ambient Temperature	-40	+85	°C
Input Voltage	3.0	24	V
Output Voltage	1.8	5.0	V



Electronic Characteristics

Eng Test Conditions: VIN = VouT +2V,CIN=1uF,COUT =10uF,TA=25°C,unless otherwise specifi

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Vin	Input Voltage		3.0	——	36	V
IQ	Quiescent Current	Vin = 12V, No Load	_	1.5	3	μA
Vouт	Output Voltage	VIN = 12V IOUT = 10mA	Vout x 0.98		Vout x 1.02	٧
lout	Output Current		150			mA
Vanon	Dropout Voltage	IOUT = 100mA VOUT = VOUTNOM – 0.1V	——	450	550	mV
VDROP	Vout=3.3V	IOUT = 150mA VOUT = VOUTNOM – 0.1V	——	700	800	mV
Δ VLOAD	Load Regulation	VIN = VOUTNOM + 1V 1mA ≤ IOUT ≤ 100mA		0.03	0.05	%/mA
Δ VLINE	Line Regulation	VOUTNOM + 1V ≤ VIN ≤ 24V IOUT = 1mA		0.01	0.02	%/V
ILIMIT	Current Limit	——	——	200		mA
ISHORT	Short Current			90		mA
Totsd	Thermal Shutdown Temperature			+150	——	°C
THYOTSD	Thermal Shutdown Hysteresis		——	+20		°C
Von	Output Noise Voltage	COUT =10uF, IOUT =30mA BW = 10Hz~100kHz	_	100	_	μVrms

Note: All limits specified at room temperature (TA = 25°C) unless otherwise specified. All room temperature limits are 100% production tested. All limits at temperature extremes are ensured through correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).



Functional Block Diagram





Figure 2. WL9100 Block Diagram

Ordering Information





Application Guideline

■ Input Capacitor

 $A \geqslant 1 \mu F$ ceramic capacitor is recommended to connect between VIN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both VIN and GND.

Output Capacitor

An output capacitor is required for the stability of the LDO. The recommended output capacitance is $\geqslant 10 \mu F$, ceramic capacitor is recommended, and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to VOUT and GND pins.

■ Dropout Voltage

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at specific output current. The dropout voltage V_{DROP} also can be expressed as the voltage drop on the pass-FET at specific output current (I_{RATED}) while the pass-FET is fully operating at ohmic region and the pass-FET can be characterized as an resistance RDS(ON). Thus the dropout voltage can be defined as ($V_{DROP} = V_{IN} - V_{OUT} = R_{DS(ON)} \times I_{RATED}$). Fornormal operation, the suggested LDO operating range is ($V_{IN} > V_{OUT} + V_{DROP}$) for good transient response and PSRR ability. Vice versa, while operating at the ohmic region will degrade the performance severely.

■ Thermal Application

For continuous operation, do not exceed the absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated as below:

T_A=25°C, AISIS DEMO PCB

The max $P_D = (T_j - T_A) / \theta_{JA}$.




Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in the equation below:


$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$


■ Layout Consideration

By placing input and output capacitors on the same side of the PCB as the LDO, and placing them as close as is practical to the package can achieve the best performance. The ground connections for input and output capacitors must be back to the WL9100 ground pin using as wide and as short of a copper trace as is practical. Connections using long trace lengths, narrow trace widths, and/or connections through via must be avoided. These add parasitic inductances and resistance that results in worse performance especially during transient conditions.

Marking







WPMtek reserves the right to make changes to the product specification and data in this document without notice. WPMtek makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does WPMtek assume any liability arising from the application or use of any products or circuits, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Any enquiry ,please write to sales@wpmtek.com for futher information.