

DISCRIPTION

The UCC27517DBVR-S, single channel high speed low side gate driver, provides 5A peak source and si nk current along with rail-to-rail driving capability for MOSFET, IGBT, and GaN power device. The device features a minimum 13ns input to output propagation delay and 20V power supply rail makes it suitab le for high frequency power converter application. The negative input is acceptable down to -5V for enh ancing the input noise immunity. The wide input hysteresis is compatible for TTL low voltage logic. The Flexible configuration of the IN+ and IN- input makes UCC27517DBVR-S either as non-inverting or inverting driver. The device adopts non-overlap driver design to avoid the shoot-through of output stage. It operates over a wide temperature range -40°C to 150°C.

The UCC27517DBVR-S is available in SOT23-THN package.


FEATURES

- 5A Peak Source Current and 5A Peak Sink Current
- 4.5V 20V Wide Supply Voltage Range
- Down to -5V Negative Input Voltage Capability
- Fast Propagation Delay: 13ns
- Fast Rising and Falling Time: 9ns and 6ns
- TTL Input-Logic Threshold
- Under Voltage Lock Out Protection
- Low Quiescent Current: 30uA
- Output Low When Input Floating
- Available in SOT23-THN Package


APPLICATIONS

- Power MOSFET Gate Driver
- IGBT Gate Driver
- GaN Device Gate Driver
- Switching Power Supply
- Motor Control, Solar Power

TYPICAL APPLICATIONS




Non-Inverting Input



www.jsmsemi.com



PIN CONFIGURATION AND FUNCTIONS



Top View: UCC27517DBVR-S SOT23-THN

PIN OUT					
NAME	NO.	1/0	PIN FUNCTION		
VDD	VDD 1 Power supply of gate driver. Must be decoupled by ceramic cap. A 0 and 1uF or 10uF are recommended.		Power supply of gate driver. Must be decoupled by ceramic cap. A 0.1uF, and 1uF or 10uF are recommended.		
GND	2	Power ground. Must be soldered directly to ground planes for improved thermal performance and electrical contact.			
IN+	3	I	Non-inverting logic input, TTL compatible. Floating logic low. In Non-Inverting configuration, apply PWM signal on IN+. In inverting configuration, connect IN+ to VDD.		
IN-	4	I	Inverting logic input, TTL compatible. Floating logic low. In Non-Inverting configuration, connect IN- to GND. In inverting configuration, apply PWM signal on IN		
OUT	5	0	Gate driver output.		

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted

DESCRIPTION	SYMBOL	MIN	MAX	UNIT
Logic Input	IN+, IN-	-5	22	V
Gate Driver Output	OUT	-0.3	22	V
Supply Voltage	VDD	-0.3	22	V
Operating junction temperature	TJ	-40	150	°C
Storage temperature	T _{STG}	-65	150	°C



ESD RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
	Human Body Model (HBM), per ANSI-JEDEC-JS-001- 2014 specification, all pins (1)	-2	+2	kV
V _{ESD}	Charged Device Model (CDM), per ANSI-JEDEC-JS-	-1	+1	la/
	002-2014 specification, all pins (1)	- 1		kV

⁽¹⁾ HBM and CDM stressing are done in accordance with the ANSI/ESDA/JEDEC JS-001-2014 specification

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V_{DD}	Supply voltage range	4.5	20	V
V _{IN+,IN-}	Input voltage range	-5	20	V
Tı	Operating junction temperature	-40	150	°C

THERMAL INFORMATION

PARAMETER	THERMAL METRIC	SOT23-THN	UNIT
R _{θJA}	Junction to ambient thermal resistance	107.8	°C/W
$R_{\theta JC}$	Junction to case thermal resistance	52.4	°C/W
Ψјв	Junction to board characterization parameter	23	°C/W

ELECTRICAL CHARACTERISTICS

V_{DD}=12V, T_J=-40°C~125°C, typical values are tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power Su	pply	•				•
V _{DD}	Operating supply voltage		4.5		20	V
V	Input UVLO	V _{DD} rising		4.2	4.5	V
V_{DD_UVLO}	Hysteresis	V _{DD} rising IN+=GND, IN-=VDD, V _{DD} =3.5V IN+=GND, IN-=VDD,	\bigcirc	300		mV
	167Y	IN+=GND, IN-=VDD,	30			uA
	Out and the second	V _{DD} =3.5V				
IQ	Quiescent current	IN+=GND, IN-=VDD,	100			
		V _{DD} =12V		100		uA
INPUTS						
V _{IN+}	Input+ logic high threshold	155Y		2.3		V



SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{IN+}	Input+ logic low threshold			1.1		٧
V _{IN+_Hys}	Hysteresis			1.2		٧
V _{INH}	Input- logic high threshold		(2.3		٧
V _{INL}	Input- logic low threshold			1.1		V
V _{INHys}	Hysteresis			1.2		٧
OUTPUT						
I _{SINK/SRC}	Output Sink/Source peak current	C _{Load} =10nF, F _{sw} =1kHz		5		А
R _{OH}	Output pull high resistance	I _{OUT} = - 10mA		10		Ω
R _{OL}	Output pull low resistance	I _{OUT} = 10mA		0.6		Ω
Timing						
T _R	Output rising time	C _{Load} =1nF		9		ns
T _F	Output falling time	C _{Load} =1nF		6		ns
	IN+ to output propagation delay, Rising edge			13		ns
T_{D_IN+}	IN+ to output propagation delay, Falling edge			13		ns
-	Input+ logic low threshold Hysteresis Input- logic high threshold Input- logic low threshold Hysteresis T Output Sink/Source peak current Output pull high resistance Output pull low resistance Output falling time Output falling time IN+ to output propagation delay, Rising edge IN+ to output propagation delay, Falling edge IN- to output propagation delay, Rising	C		13		ns
T_{D_IN} -		CIII		13		ns
T _{MIN_ON}	Minimum input pulse width	C _{Load} =1nF		15		ns

4/11



TYPICAL CHARACTERISTICS

V_{DD}=12V, Cload=1nF, T_A= 25°C.




Figure 1.IN Threshold Vs Temperature




Figure 3. UVLO Vs Temperature




Figure 5. Output Rising Time Vs Temperature




Figure 2. Start-up current Vs Temperature




Figure 4.Input to Output Propagation Delay vs
Temperature




Figure 6. Output Falling Time Vs Temperature

FUNCTIONAL BLOCK DIAGRAM




Figure 7. Block Diagram



DISCRIPTION

Overview

The UCC27517DBVR-S is a single channel, high speed, low side gate driver for power MOSFET, IGBT and G aN HMET with up to 20V wide supply and 5A source/sink peak current along with the minimum input to output propagation delay of 13ns. The input is able to be down to -5V DC which enhances the driver i nput stage noise immunity. The 20V rail-to-rail output improves the UCC27517DBVR-S output stage ro bustness during the switching load fast transition.

VDD Power Supply

The UCC27517DBVR-S operates under a supply voltage range between 4.5V to 20V. It's recommended to put two VDD bypass capacitor in parallel to prevent noise problems on supply VDD. It has to put a 0.1uF SMT ceramic capacitor as close as possible between the VDD pin to the GND pin. To avoid the unexpected VDD glitch, a large capacitor (ex. 1uF or 10uF) with relatively low ESR must be connected in parallel with that 0.1uF capacitor. This parallel combination of capacitors presents a low impedance character istic for the expected current levels and switching frequencies in the application.

VDD Under Voltage Lock Out (UVLO)

The UCC27517DBVR-S implements the Under Voltage Lock Out (UVLO) with rising threshold of typically 4 .2V along with 300mV typical hysteresis. The VDD voltage which is able to down to 4.5V is especially su itable for driving wide band gap power device, like GaN.

The UVLO holds the output low regardless of the input status when VDD is rising but the level is below the UVLO threshold. The hysteresis prevents output bouncing caused by the noise impact on the power supply. During power up, the driver output remains low until the VDD voltage reaches the UVLO threshold. The magnitude of the OUT signal rises with VDD till VDD steady state reached.

The inverting operation in Figure 8 shows that the output remains low till the UVLO threshold reached, and then the output is in-phase with the input.




Figure 8. UCC27517DBVR-S Output (IN- Input) Vs VDD

Input Stage

The UCC27517DBVR-S input is compatible on TTL logic which is independent of the VDD supply voltage. The typical threshold is 2.3V (high) and 1.0V (low), which make the device easily driven by PWM control signals derived from 3.3V and 5V digital power-controller devices. The device features wider hysteresis compared to typical threshold of 0.5V which offers enhanced noise immunity. It also implements tight control of the input threshold voltage that ensures stable operation across temperature. The low input capacitance on the input pins increases switching speed and reduces the propagation delay.

Operation Mode

The dual-input design makes the UCC27517DBVR-S easy to configure the operation mode of either the inverting (IN– pin) mode or the non-inverting (IN+ pin) mode. The output state is held low when the input pins are floating by the internal pull-up or pull-down resistors. As a result, the unused input pin must be biased properly to ensure that driver output is enabled for normal operation. Table 1 is the device logic truth table.

Mode	Configuration	IN+	IN-	OUT
	IN- to GND	L	GND	L
Non-Inverting Mode	IN- to GND	Н	GND	Н
	IN+ to VDD	VDD	Н	L
Inverting Mode	IN+ to VDD	VDD	L	Н
	N/A	Floating	Any	L
Others	N/A	Any	Floating	1

Table 1. the UCC27517DBVR-S Mode Configuration and Device Logic

APPLICATION INFORMATION

Typical Application




Figure 9. Single Channel Driver Non-Inverting and Inverting Application



Driver Power Dissipation

Generally, the power dissipation depends on the gate charge required of the power device (Qg), switching frequency, and use of external gate resistors. The UCC27517DBVR-S is designed with very low quiescent currents and internal logic to eliminate any output-stage shoot-through.

The power loss of UCC27517DBVR-S caused by pure capacitive load is:

$$P_G = C_{Load} * V_{DD}^2 * f_{SW} \tag{1}$$

Where

- V_{DD} is supply voltage
- C_{Load} is the output capacitance
- f_{SW} is the switching frequency

This equation (1) is also able to be adopted to calculate the switching load of power MOSFET, where gate charge Qg determines the capacitor charges.

$$Q_g = C_{LOAD} \times V_{DD} \tag{2}$$

Normally power device Manufacturers provide specifications with the typical and maximumQg, in nC, to switch the device under specified conditions.

$$P_G = Q_g * V_{DD} * f_{SW} \tag{3}$$

Where

- Q_g is the gate charge of the power device
- f_{SW} is the switching frequency
- V_{DD} is the supply voltage

Sometimes, circuit designers put a resistor R_{GATE} between the driver output pin and the gate terminal of power device to slow down the power device transition. The power dissipation of the driver shows as below:


$$P_{G} = \frac{1}{2} * Q_{g} * V_{DD} * f_{SW} * \left(\frac{R_{L}}{R_{L} + R_{GATE}} + \frac{R_{H}}{R_{H} + R_{GATE}} \right)$$
(3)


Where


- R_H is the equivalent pull up resistance of UCC27517DBVR-S
- R_L is the pull down resistance of UCC27517DBVR-S
- R_{GATE} is the gate resistance between driver output and gate of power device.




PACKAGE INFORMATION









COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX
Α	_	_	0.90
A1	0	_	0.15
A2	0.65	0.75	0.85
A3	0.35	0.40	0.45
b	0.36	_	0.50
b1	0.36	0.38	0.45
С	0.14	_	0.20
c1	0.14	0.15	0.16
D	2.85	2.95	3.05
E	2.65	2.80	2.95
E1	1.60	1.65	1.70
е	0.90	0.95	1.00
e1	1.80	1.90	2.00
L	0.30	0.45	0.60
L1		0.575REF	
L2		0.25BSC	
R	_	_	0.25
R1	_	_	0.25
Θ	0°	_	8°
Θ1	3°	5°	7°
Θ2	10°	12°	14°