

55V, 1A ,Efficient asynchronous buck converter

WWW.TECHPUBLIC.COM

Features

- Wide input voltage: 4.5V-55V
- Up to 1A Output Current
- Switching Frequency 1.2MHz
- Low Typical 4µA Shutdown Current
- Stable with Low ESR Ceramic Output
- SKIP mode provides extremely high light load efficiency
- 0.812V Voltage Reference
- Integrated 600mΩ High-Side MOSEFT
- Cycle-by-cycle Current Limit Protection
- Peak Current Mode with Internal Compensation
- Thermal Shutdown
- Compact package: SOT23-6


Applications

- IP CAM
- LCD TV
- Smart Home Applications
- Telecom and Datacom Systems
- Power over Ethernet Applications
- Universal voltage stabilizer and buck converter

General Description

This is a step-down DC/DC regulator with internal switches, equipped with SKIP control mode, combining low static current with high switching frequency to achieve high efficiency over a wide range of load currents. SKIP mode uses short "burst" cycles to switch inductor current through internal power MOSFETs, followed by a sleep cycle in which the power switch is turned off and the load current is provided by the output capacitor. At light loads, the sudden cycle accounts for a small portion of the total cycle time, minimizing the average power supply current and greatly improving efficiency at light loads.

Pin out (top view)



Pin Configurations

Pin	Name	Function		
1	BST	Bootstrap capacitor connection for high-side MOSFET driver. Connect a high quality 100nF capacitor from BS to SW.		
2	GND	Ground		
3	FB	Feedback input pin, connect to the feedback divider to set VOUT.VFB:0.812V.		
4	EN	Output enable pin. Enable high output; Set low and turn off output		
5	VIN	Connect to power supply and bypass capacitors CIN. Path from VIN pin to high frequency bypass CIN and GND must be as short as possible.		
6	sw	Switching output of the regulator. Internally connected to high-side power MOSFET. Connect to power inductor.		



55V, 1A ,Efficient asynchronous buck converter

WWW.TECHPUBLIC.COM

Absolute Maximum Ratings (Note1)

Parameter	Min	Max	Unit
Input Supply Voltage, SW,EN	-0.3	60	V
BS to GND Voltage	-0.3	SW+6	V
BS to SW Voltage	-0.3	6	V
FB Voltage	-0.3	6	V
Storage Temperature Range	-65	150	°C
Junction Temperature (Note2)	-40	125	°C
Power Dissipation		0.5	W
Lead Temperature (Soldering, 10s)		260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula: $T_J = T_A + (P_D) \times \theta_{JA}$.

ESD Rating (Note4)

Items	Description	Value	Unit
V _{ESD_HBM}	Human Body Model for all pins JEDEC JS-001	±3000	V
V _{ESD_CDM}	Charged Device Model for all pins JESD22-C101	±1000	V

Recommended Operating Conditions

Items	Description	Min	Max	Unit
VIN	Voltage Range	5	55	V
FB Voltage	FB Voltage	0	5	V
TJ	Operating Junction Temperature	-40	125	°C
T _A	Operating Ambient Temperature	-40	105	°C

Thermal Resistance (Note3)

Items	Description	Value	Unit
θ_{JA}	Junction-to-ambient thermal resistance	100	°C/W
$\theta_{ m JC}$	Junction-to-case(top) thermal resistance	58	°C/W

Note 3: The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.

Note 4: Guaranteed by design.



55V, 1A ,Efficient asynchronous buck converter

WWW.TECHPUBLIC.COM

Electrical Characteristics

(V_{IN} =24V, V_{OUT} =12V, T_A = 25°C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage Range	Vin		5	7	55	V
- · · ·	V _{UVLO}	Rising		4.2		V
Static working current		Falling		3.5		V
Input Quiescent Current	IQ	No witch		150		μA
Shutdown Current	I _{SD}	V _{EN} = 0V		4		μA
Feedback Threshold Voltage	V _{FB}	T _J = 25°C	0.792	0.812	0.832	V
FB Pin input current	I _{FB}			10		nA
EN Rising Threshold from Standby	V _{EN_R}			4.4		.,
Mode			7	1.4		V
EN Shutdown Threshold	V _{EN_SD}			1		V
EN Pull-up Current Source	I _{EN}			1		μA
Soft start Time	tss			2.4		ms
Internal Cycle-by-cycle Current limit	I _{LIM}			1.5		Α
Switch On-Resistance (high side)	R _{DSO HS}			600		mΩ
Switching Frequency	Fsw		1	1.2	1.4	MHz
Hiccup switch frequency	F _{SW_FB}	EN=1, FB=0.1V		300		KHz
EN Delay	T _{D.EN}	EN=0 F EN=1		60		us
Minimum Turn-on Time (Note 4)	t _{ON_MIN}			60		ns
Thermal Shutdown Threshold (Note 4)	T _{SDN}			150		°C
Thermal Shutdown Hysteresis (Note 4)	T _{SDN_HY}			20		°C


Note 4: Guaranteed by design.




55V, 1A ,Efficient asynchronous buck converter

WWW.TECHPUBLIC.COM

BLOCK DIAGRAM



Typical Application Circuits





55V, 1A ,Efficient asynchronous buck converter

WWW.TECHPUBLIC.COM

Function Description

This is an internal switch type buck DC/DC regulator with SKIP control mode, which combines low static current with high switching frequency to achieve high efficiency over a wide range of load currents.

Feedback resistor dividers R1 and R2

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R1 and R2. A value of between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors.

Input capacitor CIN

The ripple current through input capacitor is calculated as:

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by CIN, and IN/GND pins. In this case, a 4.7uF low ESR ceramic capacitor is recommended.

Output capacitor COUT

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor greater than 22uF capacitance.

Output inductor L

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{F_{SW} \times I_{OUT,MAX} \times 40\%}$$

where Fsw is the switching frequency and IOUT,MAX is the maximum load current. The regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

Isat, min > Iout, max +
$$\frac{\text{Vout}(1-\text{Vout}/\text{Vin,max})}{2 \cdot \text{Fsw} \cdot \text{L}}$$




55V, 1A ,Efficient asynchronous buck converter

WWW.TECHPUBLIC.COM

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m Ω to achieve a good overall efficiency.


External Boostrap Cap

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor connected between BS pin and SW pin is recommended.



Load Transient Considerations

The regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.



Layout Design

The layout design of regulator is relatively simple. For the best efficiency and minimum noise promblem, we should place the following components close to the IC: CIN, L, D,R1 and R2.


- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2) CIN must be close to Pins IN and GND. The loop area formed by CIN and GND must be minimized.
- 3) The PCB copper area associated with SW pin must be minimized to avoid the potential noise problem.
- 4) The components R1 and R2, and the trace connecting to the FB pin must NOT be adjacent to the SW net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-lon battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.





55V, 1A ,Efficient asynchronous buck converter

WWW.TECHPUBLIC.COM

Package Outline Dimensions (unit: mm) SOT23-6







Mounting Pad Layout (unit: mm)

