Data Sheet



AFBR-5803AQZ and AFBR-5803ATQZ FDDI, 100-Mb/s ATM, and Fast Ethernet Transceivers in a Low-Cost 1 × 9 Package Style



Description

The Broadcom[®] AFBR-58xxx family of transceivers provides the system designer with products to implement a range of Fast Ethernet, FDDI, and ATM designs at a rate of 100 Mb/s to 125 Mbaud. The transceivers are all supplied in the industry-standard 1 × 9 SIP package style with either a duplex SC or duplex ST connector interface.

FDDI PMD, ATM, and Fast Ethernet 2-km Backbone Links

The AFBR-5803AQZ and AFBR-5803ATQZ are 1300-nm products with optical performance compliant with the FDDI PMD standard: ISO/IEC 9314-3: 1990 and ANSI X3.166 – 1990.

These transceivers for 2-km multimode fiber backbones are supplied in the small 1 × 9 duplex SC or ST package style.

The AFBR-5803AQZ/ATQZ are useful for both ATM 100-Mb/s interfaces and Fast Ethernet 100BASE-FX interfaces. The ATM Forum User-Network Interface (UNI) Standard, Version 3.0, defines the physical layer for the 100-Mb/s Multimode Fiber Interface for ATM in Section 2.3 to be the FDDI PMD standard. Likewise, the Fast Ethernet Alliance defines the physical layer for 100BASE-FX for Fast Ethernet to be the FDDI PMD standard.

Features

- Full compatibility with the optical performance requirements of the FDDI PMD standard
- Full compatibility with the FDDI LCF-PMD standard
- Full compatibility with the optical performance requirements of the ATM 100-Mb/s physical layer
- Full compatibility with the optical performance requirements of the 100BASE-FX version of IEEE802.3u
- Multisourced 1 × 9 package style with choice of duplex SC or duplex ST receptacle
- Wave solder and aqueous wash process compatible
- Single +3.3V or +5V power supply
- RoHS compliance
- Industrial range: –40°C to 85°C

Applications

- Multimode fiber backbone links
- Multimode fiber wiring closet to desktop links
- Multimode fiber media converters
- Factory automation
- Merging unit
- Substation automation
- HVDC systems

Transmitter Sections

The transmitter sections of the AFBR-5803AQZ use 1300-nm surface-emitting InGaAsP LEDs. These LEDs are packaged in the optical subassembly portion of the transmitter section. They are driven by a custom silicon IC that converts differential PECL logic signals, ECL referenced (shifted) to a +3.3V or +5V supply, into an analog LED drive current.

Receiver Sections

The receiver sections of the AFBR-5803AQZ use InGaAs PIN photodiodes coupled to a custom silicon transimpedance preamplifier IC. These are packaged in the optical subassembly portion of the receiver.

These PIN/preamplifier combinations are coupled to a custom quantizer IC, which provides the final pulse shaping for the logic output and the signal detect function. The data output is differential. The signal detect output is single-ended. Both data and signal detect outputs are PECL compatible, ECL referenced (shifted) to a +3.3V or +5V power supply.

Package

The overall package concept for the Broadcom transceivers consists of the following basic elements: two optical subassemblies, an electrical subassembly, and the housing, as illustrated in Figure 1 and Figure 2.

Figure 3, Figure 4, and Figure 5 show the package outline drawings and pinout. The details of this package outline and pinout are compliant with the multisource definition of the 1 × 9 SIP. The low profile of the Broadcom transceiver design complies with the maximum height allowed for the duplex SC connector over the entire length of the package.

The optical subassemblies use a high-volume assembly process, together with low-cost lens elements, which result in a cost-effective building block.


The electrical subassembly consists of a high-volume multilayer printed circuit board on which the IC chips and various surface-mounted passive circuit elements are attached.

The package includes internal shields for the electrical and optical subassemblies to ensure low EMI emissions and high immunity to external EMI fields.

The outer housing, including the duplex SC connector receptacle or the duplex ST ports, is molded with filled nonconductive plastic to provide mechanical strength and electrical isolation. The solder posts of the Broadcom design are isolated from the circuit design of the transceiver and do not require connection to a ground plane on the circuit board.


The transceiver is attached to a printed circuit board with the nine signal pins and the two solder posts, which exit the bottom of the housing. The two solder posts provide the primary mechanical strength to withstand the loads imposed on the transceiver by mating with duplex or simplex SC or ST connectored fiber cables.

Figure 1: SC Connector Block Diagram



TOP VIEW

Figure 2: ST Connector Block Diagram



39.12 (1.540) MAX. 12.70 6.35 (0.500)**AREA FOR LABEL** (0.250)**AREA RESERVED** 25.40 (1.000) MAX. 12.70 **FOR** (0.500)**PROCESS PLUG BROADCOM** AFBR-5803AQZ **PHILIPPINES** 5.93 ± 0.1 **Case Temperature** DATE CODE (YYWW) (0.233 ± 0.004) **Measurement Point** $0.75 \ \frac{+0.08}{-0.05}$ $\textbf{3.30} \pm \textbf{0.38}$ 3.3 ± 0.4 $(0.030 \ \frac{+\ 0.003}{-\ 0.002}\)$ 10.35 MAX. (0.130 ± 0.015) (0.130 ± 0.016) (0.407)2.92 1.27 ^{+ 0.25} 18.52 (0.115)(0.729)-0.05 $(0.050 \frac{+0.010}{-0.002})$ 0.46 (0.018) ^(9x) 4.14 (0.163)NOTE 1 NOTE 1 0 20.32 [8x(2.54/.100)] 23.55 16.70 17.32 20.32 23.32 (0.800)(0.800)(0.927)(0.657)(0.682)(0.918)0

Figure 3: SC Connector Package Outline Drawing with Standard Height

Note 1: Phosphor bronze is the base material for the posts & pins. For lead-free soldering, the solder posts have Tin Copper over Nickel plating, and the electrical pins have pure Tin over Nickel plating.

0.87 (0.034)

DIMENSIONS ARE IN MILLIMETERS (INCHES).

Broadcom AV02-0253EN

23.24

(0.915)

15.88

(0.625)

Figure 4: ST Connector Package Outline Drawing with Standard Height





Figure 5: Pinout Diagram



Application Information

The Broadcom Applications Engineering group is available to assist you with the technical understanding and design trade-offs associated with these transceivers. You can contact them through your Broadcom sales representative.

The following information is provided to answer some of the most common questions about the use of these parts.

Transceiver Optical Power Budget versus Link Length

The optical power budget (OPB) is the available optical power for a fiber optic link to accommodate fiber cable losses plus losses due to inline connectors, splices, optical switches, and to provide margin for link aging and unplanned losses due to cable plant reconfiguration or repair.

Figure 6 illustrates the predicted OPB associated with the transceiver series specified in this data sheet at the beginning of life (BOL). These curves represent the attenuation and chromatic plus modal dispersion losses associated with the 62.5/125-µm and 50/125-µm fiber cables only. The area under the curves represents the remaining OPB at any link length that is available for overcoming nonfiber-cable-related losses.

Broadcom LED technology has produced 1300-nm LED devices with lower aging characteristics than those normally associated with these technologies in the industry. The industry convention is 1.5 dB of aging for 1300-nm LEDs.

The Broadcom 1300-nm LEDs experience less than 1 dB of aging over normal commercial-equipment mission-life periods. Contact your Broadcom sales representative for additional details.

Figure 6 was generated with a Broadcom fiber-optic link model containing the current industry conventions for fiber cable specifications and the FDDI PMD and LCF-PMD optical parameters. These parameters are reflected in the guaranteed performance of the transceiver specifications in this data sheet. This same model has been used extensively in the ANSI and IEEE committees, including the ANSI X3T9.5 committee, to establish the optical performance requirements for various fiber-optic interface standards. The cable parameters used come from the ISO/IEC JTC1/SC 25/WG3 Generic Cabling for Customer Premises per DIS 11801 document and the EIA/TIA-568-A Commercial Building Telecommunications Cabling Standard per SP-2840.

Transceiver Signaling Operating Rate Range and BER Performance

For purposes of definition, the symbol (baud) rate, also called the signaling rate, is the reciprocal of the shortest symbol time. Data rate (bits/s) is the symbol rate divided by the encoding factor used to encode the data (symbols/bit).

When used in Fast Ethernet, FDDI, and ATM 100-Mb/s applications, the performance of the 1300-nm transceivers is guaranteed over the signaling rate of 10 Mbaud to 125 Mbaud to the full conditions listed in individual product specification tables.

The transceivers may be used for other applications at signaling rates outside the 10-Mbaud to 125-Mbaud range with some penalty in the link optical power budget primarily caused by a reduction of receiver sensitivity. Figure 7 gives an indication of the typical performance of these 1300-nm products at different rates.

These transceivers can also be used for applications that require different bit error rate (BER) performance. Figure 8 illustrates the typical trade-off between the link BER and the receivers' input optical power level.

Figure 6: Optical Power Budget at BOL vs. Fiber-Optic Cable Length






Figure 8: Bit Error Rate vs. Relative Receiver Input Optical Power



CONDITIONS:

- 1.155 Mbaud
- 2. PRBS 2⁷-1
- 3. CENTER OF SYMBOL SAMPLING
- 4. $T_A = +25$ °C
- 5. $V_{CC}^{n} = 3.3 \text{V to 5V dc}$
- 6. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns

Figure 7: Transceiver Relative Optical Power Budget at Constant BER vs. Signaling Rate



Transceiver Jitter Performance

The Broadcom 1300-nm transceivers are designed to operate per the system jitter allocations stated in Table E1 of Annex E of the FDDI PMD and LCF-PMD standards.

The Broadcom 1300-nm transmitters will tolerate the worst-case input electrical jitter allowed in these tables without violating the worst-case output jitter requirements of Section 8.1, Active Output Interface, of the FDDI PMD and LCF-PMD standards.

The Broadcom 1300-nm receivers will tolerate the worst-case input optical jitter allowed in Section 8.2, Active Input Interface, of the FDDI PMD and LCF-PMD standards without violating the worst-case output electrical jitter allowed in Table E1 of Annex E.

The jitter specifications stated in the following 1300-nm transceiver specification tables are derived from the values in Table E1 of Annex E. They represent the worst-case jitter contribution that the transceivers are allowed to make to the overall system jitter without violating the Annex E allocation example. In practice, the typical contribution of the Broadcom transceivers is well below these maximum allowed amounts.

Recommended Handling Precautions

Broadcom recommends that normal static precautions be taken in the handling and assembly of these transceivers to prevent damage that may be induced by electrostatic discharge (ESD). The AFBR-58xxx series of transceivers meet MIL-STD-883 Method 3015.4 for Class 2 products.

Care should be used to avoid shorting the receiver data or signal detect outputs directly to ground without proper current-limiting impedance.

Solder and Wash Process Compatibility

The transceivers are delivered with protective process plugs inserted into the duplex SC or duplex ST connector receptacle. This process plug protects the optical subassemblies during wave solder and aqueous wash processing and acts as a dust cover during shipping.

These transceivers are compatible with industry-standard wave or hand solder processes.

Shipping Container

The transceiver is packaged in a shipping container designed to protect it from mechanical and ESD damage during shipment or storage.

Board Layout – Decoupling Circuit and Ground Planes

It is important to take care in the layout of your circuit board to achieve optimum performance from these transceivers. Figure 9 provides a good example of a schematic for a power supply decoupling circuit that works well with these parts. It is further recommended that a contiguous ground plane be provided in the circuit board directly under the transceiver to provide a low-inductance ground for signal return current. This recommendation is in keeping with good high-frequency board layout practices.

Board Layout - Hole Pattern


The Broadcom transceiver complies with the circuit board "Common Transceiver Footprint" hole pattern defined in the original multisource announcement that defined the 1×9 package style. Figure 10 reproduces this drawing with the addition of ANSI Y14.5M compliant dimensioning to be used as a guide in the mechanical layout of your circuit board.

Board Layout - Mechanical

For applications that provide a choice of a duplex SC or duplex ST connector interface, while using the same pinout on the printed circuit board, the ST port must protrude from the chassis panel a minimum of 9.53 mm for sufficient clearance to install the ST connector.

See Figure 11 for a mechanical layout detailing the recommended location of the duplex SC and duplex ST transceiver packages in relation to the chassis panel.

Figure 9: Recommended Decoupling and Termination Circuits



NOTES:

THE SPLIT-LOAD TERMINATIONS FOR ECL SIGNALS NEED TO BE LOCATED AT THE INPUT OF DEVICES RECEIVING THOSE ECL SIGNALS. RECOMMEND 4-LAYER PRINTED CIRCUIT **BOARD WITH 50-OHM MICROSTRIP SIGNAL PATHS BE USED.**

R1 = R4 = R6 = R8 = R10 = 130 OHMS FOR + 5.0V OPERATION, 82 OHMS FOR + 3.3V OPERATION.

R2 = R3 = R5 = R7 = R9 = 82 OHMS FOR +5.0V OPERATION, 130 OHMS FOR +3.3V OPERATION.


 $C1 = C2 = C3 = C5 = C6 = 0.1 \,\mu\text{F}.$

 $C4 = 10 \mu F$.

 $L1 = L2 = 1-\mu H$ COIL OR FERRITE INDUCTOR.


AV02-0253EN Broadcom

Figure 10: Recommended Board Layout Hole Pattern



DIMENSIONS ARE IN MILLIMETERS (INCHES)

Figure 11: Recommended Common Mechanical Layout for SC and ST 1 × 9 Connectored Transceivers



Regulatory Compliance

These transceiver products are intended to enable commercial system designers to develop equipment that complies with the various international regulations governing certification of information technology equipment. See the Regulatory Compliance Table for details. Additional information is available from your Broadcom sales representative.

Electrostatic Discharge

Immunity to electrostatic discharge (ESD) damage is important in two cases.

The first case is during handling of the transceiver prior to mounting it on the circuit board. It is important to use normal ESD-handling precautions for ESD-sensitive devices. These precautions include using grounded wrist straps, work benches, and floor mats in ESD-controlled areas.

The second case to consider is static discharges to the exterior of the equipment chassis containing the transceiver parts. To the extent that the duplex SC connector is exposed to the outside of the equipment chassis, it may be subject to whatever ESD system-level test criteria that the equipment is intended to meet.

Regulatory Compliance Table


Feature	Test Method	Performance
Electrostatic Discharge (ESD) to the Electrical Pins	MIL-STD-883 Method 3015.4	Meet Class 1 (<1999 volts). Withstand up to 1500V applied between electrical pins.
Electrostatic Discharge (ESD) to the Duplex SC Receptacle	Variation of IEC 801-2	Typically withstand at least 25 kV without damage when the duplex SC connector receptacle is contacted by a human body model probe.
Electromagnetic Interference (EMI)	FCC Class B CENELEC CEN55022 Class B (CISPR 22B) VCCI Class 2	Transceivers typically provide a 13-dB margin (with duplex SC receptacles) or a 9-dB margin (with duplex ST receptacles) to the noted standard limits. However, note that final margin depends on the customer's board and chassis design.
Immunity	Variation of IEC 61000-4-3	Typically show no measurable effect from a 10-V/m field swept from 10 MHz to 450 MHz applied to the transceiver when mounted to a circuit card without a chassis enclosure.

Electromagnetic Interference

Most equipment designs that use these high-speed transceivers from Broadcom must meet the requirements of the FCC in the United States, CENELEC EN55022 (CISPR 22) in Europe, and VCCI in Japan.

In all well-designed chassis, two 0.5-in. holes for ST connectors to protrude through will provide 4.6 dB more shielding than one 1.2-in. duplex SC rectangular cutout. Thus, in a well-designed chassis, the duplex ST 1 \times 9 transceiver emissions will be identical to the duplex SC 1 \times 9 transceiver emissions.

Figure 12: Transmitter Output Optical Spectral Width (FWHM) vs. Transmitter Output Optical Center Wavelength and Rise/Fall Times



Immunity

Equipment that uses these transceivers will be subject to radio-frequency electromagnetic fields in some environments. These transceivers have a high immunity to such fields.

For additional information regarding EMI, susceptibility, ESD, and conducted noise testing procedures and results on the 1 × 9 transceiver family, refer to Application Note 1075, Testing and Measuring Electromagnetic Compatibility Performance of the AFBR-510X/520X Fiber Optic Transceivers.

Transceiver Reliability and Performance Qualification Data

The 1 \times 9 transceivers have passed Broadcom reliability and performance qualification testing and are undergoing ongoing quality monitoring. Details are available from your Broadcom sales representative.


Accessory Duplex SC Connectored Cable Assemblies

For optimal coupling, Broadcom recommends the use of a flexible-body duplex SC connectored cable.

Accessory Duplex ST Connectored Cable Assemblies


For the most repeatable optical power coupling performance, Broadcom recommends the use of a duplex push-pull connectored cable.

Figure 13: Output Optical Pulse Envelope



THE AFBR-5803 OUTPUT OPTICAL PULSE SHAPE SHALL FIT WITHIN THE BOUNDARIES OF THE PULSE ENVELOPE FOR RISE AND FALL TIME MEASUREMENTS.


Figure 14: Relative Input Optical Power vs. Eye Sampling Time Position



CONDITIONS:

- $1. T_A = 25^{\circ} C$
- $2. V_{cc} = 5 Vdc$
- 3. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.
- 4. INPUT OPTICAL POWER IS NORMALIZED TO CENTER OF DATA SYMBOL.

Figure 15: Signal Detect Thresholds and Timing



AS _ MAX — MAXIMUM ACQUISITION TIME (SIGNAL).

AS _ MAX IS THE MAXIMUM SIGNAL _ DETECT ASSERTION TIME FOR THE STATION.

AS $_$ MAX SHALL NOT EXCEED 100.0 μs . THE DEFAULT VALUE OF AS $_$ MAX IS 100.0 μs .

 $\mbox{ANS}\xspace = \mbox{MAX}\xspace \longrightarrow \mbox{MAXIMUM ACQUISITION TIME (NO SIGNAL)}.$

 $\mbox{ANS}\xspace =\mbox{MAX}\xspace$ is the maximum signal \xspace detect deassertion time for the station.

ANS $_$ MAX SHALL NOT EXCEED 350 $\mu s.$ THE DEFAULT VALUE OF AS $_$ MAX IS 350 $\mu s.$

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause catastrophic damage to the device. Limits apply to each parameter in isolation, all other parameters having values within the recommended operating conditions. It should not be assumed that limiting values of more than one parameter can be applied to the product at the same time. Exposure to the absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min.	Тур.	Max.	Units	Note
Storage Temperature	T _S	-40	_	+100	°C	
Lead Soldering Temperature	T _{SOLD}	_	_	+260	°C	
Lead Soldering Time	t _{SOLD}	_	_	10	sec.	
Supply Voltage	V _{CC}	-0.5	_	7.0	V	
Data Input Voltage	VI	-0.5	_	V _{CC}	V	
Differential Input Voltage	V_D	_	_	1.4	V	а
Output Current	Io	_	_	50	mA	

a. This is the maximum voltage that can be applied across the differential transmitter data inputs to prevent damage to the input ESD protection circuit.

Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units	Note
Ambient Operating Temperature AFBR-5803AQZ/5803ATQZ	T _A	-40	_	+85	°C	а
0 1 1/1	V _{CC}	3.135	_	3.5	V	
Supply Voltage	V_{CC}	4.75	_	5.25	V	
Data Input Voltage – Low	V _I L – V _{CC}	-1.810	_	-1.475	V	
Data Input Voltage – High	V _{IH} – V _{CC}	-1.165	_	-0.880	V	
Data and Signal Detect Output Load	R _L	_	50	_	Ω	b

a. The ambient operating temperature corresponds to a transceiver case temperature of -40°C minimum to +100°C maximum with necessary airflow applied. Figure 3 shows the recommended case temperature measurement point.

b. The outputs are terminated with 50Ω connected to V_{CC} – 2V.

Transmitter Electrical Characteristics

(AFBR-5803AQZ/AFBR-5803ATQZ: $T_A = -40^{\circ}$ C to +85°C, $V_{CC} = 3.135$ V to 3.5V or 4.75V to 5.25V.)

Parameter		Symbol	Min.	Тур.	Max.	Units	Note
Supply Current		I _{CC}	_	133	175	mA	а
Power Dissipation	at V _{CC} = 3.3V	P _{DISS}	_	0.45	0.6	W	
	at V _{CC} = 5.0V	P _{DISS}	_	0.76	0.97	W	
Data Input Current – Low	•	I _{IL}	-350	-2	_	μA	
Data Input Current – High		I _{IH}	_	18	350	μA	

a. The power supply current needed to operate the transmitter is provided to the differential ECL circuitry. This circuitry maintains a nearly constant current flow from the power supply. Constant current operation helps to prevent unwanted electrical noise from being generated and conducted or emitted to the neighboring circuitry.

Receiver Electrical Characteristics

(AFBR-5803AQZ/AFBR-5803ATQZ: $T_A = -40^{\circ}$ C to +85°C, $V_{CC} = 3.135$ V to 3.5V or 4.75V to 5.25V.)

Parameter		Symbol	Min.	Тур.	Max.	Units	Note
Supply Current		I _{CC}	_	62	90	mA	а
Davies Dissipation	at V _{CC} = 3.3V	P _{DISS}	_	0.13	0.2	W	b
Power Dissipation	at V _{CC} = 5.0V	P _{DISS}	_	0.2	0.4	W	b
Data Output Voltage – Low		V _{OL} – V _{CC}	-1.83	_	-1.55	V	С
Data Output Voltage – High		V _{OH} – V _{CC}	-1.085	_	-0.88	V	С
Data Output Rise Time		t _r	0.35	_	2.2	ns	d
Data Output Fall Time		t _f	0.35	_	2.2	ns	d
Signal Detect Output Voltage –	Low	V _{OL} – V _{CC}	-1.83	_	-1.55	V	С
Signal Detect Output Voltage – High		V _{OH} – V _{CC}	-1.085	_	-0.88	V	С
Signal Detect Output Rise Time		t _r	0.35	_	2.2	ns	d
Signal Detect Output Fall Time		t _f	0.35	_	2.2	ns	d

- a. This value is measured with the outputs terminated into 50Ω connected to $V_{CC}-2V$ and an input optical power level of -14 dBm average.
- b. The power dissipation value is the power dissipated in the receiver itself. Power dissipation is calculated as the sum of the products of supply voltage and currents minus the sum of the products of the output voltages and currents.
- c. This value is measured with respect to V_{CC} with the output terminated into 50Ω connected to $V_{CC}-2V$.
- d. The output rise and fall times are measured between 20% and 80% levels with the output connected to $V_{CC} 2V$ through 50Ω .

Transceiver Optical Characteristics

(AFBR-5803AQZ/AFBR-5803ATQZ: $T_A = -40^{\circ}$ C to +85°C, $V_{CC} = 3.135$ V to 3.5V or 4.75V to 5.25V.)

Parameter		Symbol	Min.	Тур.	Max.	Units	Figure	Note
Output Optical Power 62.5/125 μm, NA = 0.275 Fiber	BOL EOL	P _O	–19 –20	_	-14	dBm avg.	_	а
Output Optical Power 50/125 µm, NA = 0.20 Fiber	BOL EOL	P _O	-22.5 -23.5	_	-14	dBm avg.	_	а
Optical Extinction Ratio		_	_	_	10 –10	% dB	_	b
Output Optical Power at Logic "0" State		P _O ("0")	_	_	-45	dBm avg. —		С
Center Wavelength		λ _C	1270	1308	1380	nm	_	d
Spectral Width FWHMS nm RMS		Δλ		147 63		nm	12	d
Optical Rise Time		t _r	0.6	1.9	3.0	ns	12, 13	d, e
Optical Fall Time		t _f	0.6	1.6	3.0	ns	12, 13	d, e
Duty Cycle Distortion Contributed by the Transmitter		DCD	_	_	0.6	ns p-p	_	f
Data Dependent Jitter Contributed by the Transmitter		DDJ	_	_	0.6	ns p-p	_	g
Random Jitter Contributed by t Transmitter	he	RJ	_	_	0.69	ns p-p	_	h

- a. These optical power values are measured with the following conditions:
 - The beginning of life (BOL) to the end of life (EOL) optical power degradation is typically 1.5 dB per the industry convention for long wavelength LEDs. The actual degradation observed in Broadcom 1300-nm LED products is < 1 dB, as specified in this data sheet.</p>
 - Over the specified operating voltage and temperature ranges.
 - With a HALT line state (12.5-MHz square-wave) input signal.
 - At the end of one meter of noted optical fiber with cladding modes removed.

The average power value can be converted to a peak power value by adding 3 dB. Higher output optical power transmitters are available on special request.

- b. The extinction ratio is a measure of the modulation depth of the optical signal. The data "0" output optical power is compared to the data "1" peak output optical power and expressed as a percentage. With the transmitter driven by a HALT line state (12.5-MHz square-wave) signal, the average optical power is measured. The data "1" peak power is then calculated by adding 3 dB to the measured average optical power. The data "0" output optical power is found by measuring the optical power when the transmitter is driven by a logic "0" input. The extinction ratio is the ratio of the optical power at the "0" level compared to the optical power at the "1" level expressed as a percentage or in decibels.
- c. The transmitter complies with the need for Transmit_Disable commands from the FDDI SMT layer by providing an output optical power level of < -45 dBm average in response to a logic "0" input. This specification applies to either 62.5/125-µm or 50/125-µm fiber cables.
- d. This parameter complies with the FDDI PMD requirements for the trade-offs between center wavelength, spectral width, and rise/fall times shown in Figure 12.
- e. This parameter complies with the optical pulse envelope from the FDDI PMD shown in Figure 13. The optical rise and fall times are measured from 10% to 90% when the transmitter is driven by the FDDI HALT line state (12.5-MHz square-wave) input signal.
- f. The duty cycle distortion contributed by the transmitter is measured at a 50% threshold using an IDLE line state, 125-Mbaud (62.5-MHz square-wave) input signal. See Transceiver Jitter Performance for further details.
- g. The data dependent jitter contributed by the transmitter is specified with the FDDI test pattern described in FDDI PMD Annex A.5. See Transceiver Jitter Performance for further details.
- h. The random jitter contributed by the transmitter is specified with an IDLE line state, 125-Mbaud (62.5-MHz square-wave) input signal. See Transceiver Jitter Performance for further details.

Receiver Optical and Electrical Characteristics

(AFBR-5803AQZ/AFBR-5803ATQZ: $T_A = -40^{\circ}$ C to +85°C, $V_{CC} = 3.135$ V to 3.5V or 4.75V to 5.25V.)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Figure	Note
Input Optical Power Minimum at Window Edge	P _{IN Min.} (W)	_	-33.9	-31	dBm avg.	14	а
Input Optical Power Minimum at Eye Center	P _{IN Min.} (C)	_	-35.2	-31.8	dBm avg.	14	b
Input Optical Power Maximum	P _{IN Max.}	-14	_	_	dBm avg.	_	а
Operating Wavelength	λ	1270	_	1380	nm	_	_
Duty Cycle Distortion Contributed by the Receiver	DCD	_	_	0.4	ns p-p	_	С
Data Dependent Jitter Contributed by the Receiver	DDJ	_	_	1.0	ns p-p	_	d
Random Jitter Contributed by the Receiver	RJ	_	_	2.14	ns p-p	_	е
Signal Detect – Asserted	P _A	P _D + 1.5 dB	_	-33	dBm avg.	15	f, g
Signal Detect – Deasserted	P_{D}	-45	_	_	dBm avg.	15	h, i
Signal Detect – Hysteresis	$P_A - P_D$	1.5	_	_	dB	15	_
Signal Detect Assert Time (off to on)	AS_Max	0	2	100	μs	15	f, g
Signal Detect Deassert Time (on to off)	ANS_Max	0	8	350	μs	15	h, i

- a. This specification is intended to indicate the performance of the receiver section of the transceiver when input optical power signal characteristics are present per the following definitions. The input optical power dynamic range from the minimum level (with a window timewidth) to the maximum level is the range over which the receiver is guaranteed to provide output data with a bit error ratio (BER) better than or equal to 2.5 × 10⁻¹⁰.
 - At the beginning of life (BOL).
 - Over the specified operating temperature and voltage ranges.
 - The input symbol pattern is the FDDI test pattern defined in FDDI PMD Annex A.5 with 4B/5B NRZI encoded data that contains a duty-cycle baseline wander effect of 50 kHz. This sequence causes a near worst-case condition for intersymbol interference.
 - The receiver data window time-width is 2.13 ns or greater and is centered at midsymbol. This worst-case window time-width is the minimum allowed eye-opening presented to the FDDI PHY PM. The data indication input (PHY input) is per the example in FDDI PMD Annex E. This minimum window time-width of 2.13 ns is based on the worst-case FDDI PMD active input interface optical conditions for peak-to-peak DCD (1.0 ns), DDJ (1.2 ns), and RJ (0.76 ns) presented to the receiver.
 - To test a receiver with the worst-case FDDI PMD active input jitter condition requires exacting control over DCD, DDJ, and RJ jitter components, which is difficult to implement with production test equipment. The receiver can be equivalently tested to the worst-case FDDI PMD input jitter conditions and meet the minimum output data window time-width of 2.13 ns. This is accomplished by using a nearly ideal input optical signal (no DCD, insignificant DDJ and RJ) and measuring for a wider window time-width of 4.6 ns. This is possible due to the cumulative effect of jitter components through their superposition (DCD and DDJ are directly additive, and RJ components are RMS additive). Specifically, when a nearly ideal input optical test signal is used and the maximum receiver peak-to-peak jitter contributions of DCD (0.4 ns), DDJ (1.0 ns), and RJ (2.14 ns) exist, the minimum window time-width becomes 8.0 ns 0.4 ns 1.0 ns 2.14 ns = 4.46 ns, or conservatively 4.6 ns. This wider window time-width of 4.6 ns guarantees the FDDI PMD Annex E minimum window time-width of 2.13 ns under worst-case input jitter conditions to the Broadcom receiver.
 - Transmitter operating with an IDLE line state pattern, 125-Mbaud (62.5-MHz square-wave) input signal to simulate any crosstalk present between the transmitter and receiver sections of the transceiver.
- b. All conditions of Note a apply except that the measurement is made at the center of the symbol with no window time-width.
- c. Duty cycle distortion contributed by the receiver is measured at the 50% threshold using an IDLE line state, 125-Mbaud (62.5-MHz square-wave) input signal. The input optical power level is –20 dBm average. See Transceiver Jitter Performance for further information.
- d. Data dependent jitter contributed by the receiver is specified with the FDDI DDJ test pattern described in FDDI PMD Annex A.5. The input optical power level is –20 dBm average. See Transceiver Jitter Performance for further information.
- e. Random jitter contributed by the receiver is specified with an IDLE line state, 125-Mbaud (62.5-MHz square-wave) input signal. The input optical power level is at maximum "P_{IN Min.} (W)". See Transceiver Jitter Performance for further information.
- f. This value is measured during the transition from low to high levels of input optical power.
- g. The signal detect output shall be asserted within 100 µs after a step increase of the input optical power. The step will be from a low input optical power, –45 dBm, into the range between greater than P_A, and –14 dBm. See Figure 15 for more information.
- h. This value is measured during the transition from high to low levels of input optical power.
- i. Signal detect output shall be deasserted within 350 μs after a step decrease in the input optical power from a level that is the lower of -31 dBm or P_D + 4 dB (P_D is the power level at which signal detect was deasserted) to a power level of -45 dBm or less. This step decrease will have occurred in less than 8 ns. The input data stream is the Quiet line state. See Figure 15 for more information.

Ordering Information

The AFBR-5803AQZ and AFBR-5803ATQZ 1300-nm products are available for production orders through the Broadcom component field sales offices and authorized distributors worldwide.

Temperature Ranges:

-40°C to +85°C AFBR-5803AQZ/5803ATQZ

NOTE:

- The "T" in the product numbers indicates a transceiver with a duplex ST connector receptacle.
- Product numbers without a "T" indicate a transceiver with a duplex SC connector receptacle.

Copyright © 2015–2024 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, go to www.broadcom.com. All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



