


## General Description:

The MP2359DJ-LF-Z-JSM is a low EMI signature, synchronous, step-down, switch-mode converter with internal power MOSFETs. It offers a very compact solution to provide 1.5A continuous current over a wide input supply range, with excellent load and line regulation.

MP2359DJ-LF-Z-JSM achieves low EMI signature with well controlled switching edges. Fault condition protection includes programmable-output over-voltage protection, Constant on time Mode, and thermal shutdown. MP2359DJ-LF-Z-JSM requires a minimal number of readily available standard external components. It is available in SOT23-6 package.




SOT23-6

## Features:

- Wide 4.0V to 30V Operating Input Range
- 1.5A Continuous Output Current
- 1.2MHz Switching Frequency
- Short Protection with Hiccup-Mode
- Built-in Over Current Limit
- CCM for Low Noise & Low EMI Signature
- Integrated internal Soft-Start
- 200/120mΩ Low RDS(ON) Internal MOSFETs
- Output Adjustable from 0.8V
- 95% Duty cycle max
- Thermal Shutdown
- Current Mode
- MSL3 Package Level

## Simplified Application Circuit




Basic Application Circuit

## Applications:

- Automotive Entertainment
- Wireless and DSL Modems
- Computer Entertainment
- IoT Applications
- Digital Still and Video Cameras
- Portable Instruments

## Pin Description



## Pin Description

Pin	Name	Function
1	BST	Bootstrap. A capacitor connected between SW and BS pins is required to form a floating supply across the high-side switch driver.
2	GND	Ground Pin
3	FB	Adjustable Version Feedback input. Connect FB to the center point of the external resistor divider
4	EN	Drive this pin to a logic-high to enable the IC. Drive to a logic-low to disable the IC and enter micro-power shutdown mode.
5	VIN	Power Supply Pin
6	SW	Switching Pin

## Order Information<sup>(1)</sup>

Description	Package	T/R Qty
MP2359DJ-LF-Z-JSM Buck, 4.0-30V, 1.5A, 1.2MHz, VFB 0.8V, CCM	SOT23-6	3000PCS

## Specifications

### Absolute Maximum Ratings <sup>(1) (2)</sup>

Item	Min	Max	Unit
V <sub>IN</sub> voltage	-0.3	33	V
EN voltage	-0.3	33	V
SW voltage	-0.3(-5V<10nS)	V <sub>IN</sub> +0.5V(+36V<10nS)	V
BST voltage		V <sub>sw</sub> +5	V
FB voltage	-0.3	6.5	V
Power dissipation		1.0	W
Operating junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C
Lead Temperature (Soldering, 10sec.)		260	°C

Note (1): Exceeding these ratings may damage the device.

Note (2): The device is not guaranteed to function outside of its operating conditions.

### Recommended Operating Conditions

Item	Min	Max	Unit
Operating junction temperature <sup>(1)</sup>	-40	125	°C
Operating temperature range	-40	85	°C
Input voltage V <sub>IN</sub>	4.5	30	V
Output current	0	1.5	A

Note (1): All limits specified at room temperature (T<sub>A</sub> = 25°C) unless otherwise specified. All room temperature limits are 100% production tested. All limits at temperature extremes are ensured through correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

### Thermal Information

Item	Description	SOT23-6	Unit
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)(2)</sup>	170	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	130	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	46	°C/W

Note (1): The package thermal impedance is calculated in accordance to JESD 51-7.

Note (2): Thermal Resistances were simulated on a 4-layer, JEDEC board

## Electrical Characteristics <sup>(1) (2)</sup>


(MP2359DJ-LF-Z-JSM)  $V_{IN}=12V$ ,  $T_A=25^{\circ}C$ , unless otherwise specified.

Parameter	Conditions	Min.	Typ.	Max.	Unit
Input Voltage Range	$V_{IN}$ SOA	4.0		30	V
Over Voltage Protection Threshold			33		V
Quiescent current into $V_{IN}$ pin	$V_{IN}=12V$ , Out=5V, Iload=0A	5	13	20	mA
Shutdown current into $V_{IN}$ pin	$V_{EN}=0V$ , $V_{IN}=12V$			3	$\mu A$
Regulated Feedback Voltage	$V_{IN}=12V$ , $T_A=25^{\circ}C$	790	800	810	mV
Output Voltage Line Regulation	$V_{IN}=4.5V$ to 30V			1	%
Output Voltage Load Regulation	$V_{IN}=12V$ , Out=5V, $\Delta V_{LOAD}$ (0.-1.5A)			1	%
Oscillation Frequency1	$V_{IN}=12V$ , Out=5V, Iload=1A	1.0	1.2	1.5	MHz
High-Side Switch On-Resistance	$I_{SW}=1000mA$		200		$M\Omega$
Low-Side Switch On-Resistance	$I_{SW}=-1000mA$		120		$M\Omega$
High-Side Switch Current Limit	$V_{IN}=12V$ , FB=90%		2.5		A
Low-Side Switch Current Limit	$V_{IN}=12V$ , FB=90%		2		A
$V_{IN}$ Under-Voltage Lockout Threshold			3.7		V
$V_{IN}$ Under-Voltage Lockout Threshold-Hysteresis			300		mV
EN Rising Threshold		1.5			V
EN Falling Threshold				0.4	V
EN Threshold Hysteresis			200		mV
EN Leakage Current				1.0	$\mu A$
SW Leakage Current	$V_{EN}=0V$ , $V_{IN}=V_{SW}=24V$			1.0	$\mu A$
Soft Start		0.8	1	1.2	mS
Thermal Shutdown			160		$^{\circ}C$
Thermal Hysteresis			30		$^{\circ}C$

Note (1): MOSFET on-resistance specifications are guaranteed by correlation to wafer level measurements.

Note (2): Thermal shutdown specifications are guaranteed by correlation to the design and characteristics analysis.

## Functional Block Diagram



Block Diagram

## Functions Description

### Internal Regulator

The MP2359DJ-LF-Z-JSM is a COT mode step down DC/DC converter that provides excellent transient response with no extra external compensation components. This device contains an internal, low resistance high voltage power MOSFET, and operates at a high 1.2MHz operating frequency to ensure a compact, high efficiency design with excellent AC and DC performance.

### Error Amplifier

The error amplifier compares the FB pin voltage with the internal FB reference (VFB) and outputs a current proportional to the difference between the two. This output current is then used to charge or discharge the internal compensation network, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. When the voltage is higher than UVLO threshold voltage, the device is enabled again.

### **Thermal Shutdown**

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 160°C, it shuts down the whole chip. When the temperature falls below its lower threshold (Typ. 160°C) the chip is enabled again.

### **Internal Soft-Start**

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to 0.8V. When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control. The SS time is internally max to 1.5ms.


### **Startup and Shutdown**

If both  $V_{IN}$  and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries. Three events can shut down the chip: EN low,  $V_{IN}$  low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The comp voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

## Applications Information

### Setting the Output Voltage

MP2359DJ-LF-Z-JSM require an input capacitor, an output capacitor and an inductor. These components are critical to the performance of the device. MP2359DJ-LF-Z-JSM are internally compensated and do not require external components to achieve stable operation. The output voltage can be programmed by resistor divider.



V <sub>OUT</sub>	R1	R2	L1	C1	C <sub>IN</sub>	C <sub>OUT</sub>	C <sub>FF Opt.</sub>
3.3V	47KΩ 1%	15KΩ 1%	2.2-22μH 2A	>10V 0.1uF X5R	10uF X5R	22uF X5R	<u>10-100pF</u>
5.0V	43KΩ 1%	8.2KΩ 1%	2.2-22μH 2A	>10V 0.1uF X5R	10uF X5R	22uF X5R	<u>10-100pF</u>
12V	43KΩ 1%	3K 1%	6.8-22μH 2A	>10V 0.1uF X5R	10uF X5R	22uF X5R	<u>10-100pF</u>

### Selecting the Inductor

The recommended inductor values are shown in the Application Diagram. It is important to guarantee the inductor core does not saturate during any foreseeable operational situation. The inductor should be rated to handle the peak load current plus the ripple current. Care should be taken when reviewing the different saturation current ratings that are specified by different manufacturers. Saturation current ratings are typically specified at 25°C, so ratings at maximum ambient temperature of the application should be requested from the manufacturer.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times F_{OSC}}$$

Where  $\Delta I_L$  is the inductor ripple current. Choose inductor ripple current to be approximately 30% if the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Under light load conditions below 100mA, larger inductance is recommended for improved efficiency.

## Selecting the Output Capacitor

Special attention should be paid when selecting these components. The DC bias of these capacitors can result in a capacitance value that falls below the minimum value given in the recommended capacitor specifications table. The ceramic capacitor's actual capacitance can vary with temperature. The capacitor type X7R, which operates over a temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , will only vary the capacitance to within  $\pm 15\%$ . The capacitor type X5R has a similar tolerance over a reduced temperature range of  $-55^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Many large value ceramic capacitors, larger than  $1\mu\text{F}$  are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature varies from  $25^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . Therefore X5R or X7R is recommended over Z5U and Y5V in applications where the ambient temperature will change significantly above or below  $25^{\circ}\text{C}$ . Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the  $0.47\mu\text{F}$  to  $44\mu\text{F}$  range. Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from  $25^{\circ}\text{C}$  down to  $-40^{\circ}\text{C}$ , so some guard band must be allowed.


## PC Board Layout Example & Guidelines

The PCB layout is an important step to maintain the high performance of the MP2359DJ-LF-Z-JSM device.

1. The input/output capacitors and the inductor should be placed as close as possible to the IC. This keeps the power traces short. Routing these power traces direct and wide results in low trace resistance and low parasitic inductance.
2. The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.
3. The sense traces connected to FB are signal traces. Special care should be taken to avoid noise being induced. Keep these traces away from SW nodes.
4. GND layers might be used for shielding.

## Package Description

### SOT23-6L



**NOTE:**

1. CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2. PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
3. PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
4. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5. DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
6. DRAWING IS NOT TO SCALE.