

Quad 2-Input NOR Gate High-Performance Silicon-Gate CMOS

FEATURES

• Output Drive Capability: 10 LSTTL Loads

• Outputs Directly Interface to CMOS, NMOS, and TTL

Operating Voltage Range: 2.0 to 6.0 V

• Low Input Current: 1.0 A

• High Noise Immunity Characteristic of CMOS Devices

 In Compliance with the Requirements Defined by JEDEC Standard No. 7A


• ESD Performance:

HBM 2000 V;

Machine Model 200 V

Chip Complexity: 40 FETs or 10 Equivalent Gates

• These are Pb-Free Devices




ORDERING INFORMATION

DEVICE	Package Type	MARKING	Packing	Packing Qty
HG74HC02N	DIP-14	HG74HC02	TUBE	1000pcs/box
HG74HC02M/TR	SOP-14	HG74HC02	REEL	2500pcs/reel
HG74HC02MT/TR	TSSOP-14	H74HC02	REEL	2500pcs/reel
HG74HC02LQ/TR	QFN-16 3*3	H74HC02	REEL	5000pcs/reel



LOGIC DIAGRAM





FUNCTION TABLE

Inp	Output	
Α	В	Y
L	L	Н
L	н	L
Н	L	L
н	н	L



PIN ASSIGNMENT





MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
Vin	DC Input Voltage (Referenced to GND)	- 0.5 to VCC + 0.5	V
Vout	DC Output Voltage (Referenced to GND)	- 0.5 to VCC + 0.5	V
lin	DC Input Current, per Pin	20	mA
lout	DC Output Current, per Pin	25	mA
ICC	DC Supply Current, VCC and GND Pins	50	mA
PD	Power Dissipation in Still Air, SOP Package TSSOP Package	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds SOP or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance cir- cuit. For proper operation, Vin and Vout should be constrained to the range $GND \le (Vin \text{ or Vout}) \le VCC$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND = VCC). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not im- plied. Extended exposure to stresses above the Recommended Operating Conditions may af- fect device reliability.

Derating SOP Package: 7 mW/°C from 65° to 125°C ; TSSOP Package: 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Paramet	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GNI	2.0	6.0	V	
Vin, Vout	DC Input Voltage, Output Voltage (Refe	0	Vcc	V	
TA	Operating Temperature, All Package Ty	-40	+ 85	°C	
t _r , t _f	Input Rise and Fall Time(Figure 1)	VCC = 2.0 V VCC = 4.5 V VCC = 6.0 V	0 0 0	1000 500 400	ns



DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			Vcc	Gua	ranteed L	.imit	
Symbol	Parameter	Test Conditions	(V)	-40 to 25°C	≤85°C	≤125°C	Unit
			2.0	1.5	1.5	1.5	
VIH	Minimum High-Level Input	Vout = 0.1 V or VCC - 0.1 V	3.0	2.1	2.1	2.1	_V
*111	Voltage	lout ≤ 20 μA	4.5	3.15	3.15	3.15	_ v
			6.0	4.2	4.2	4.2	
			2.0	0.5	0.5	0.5	
VII	V _{IL} Maximum Low-Level Input Voltage	Vout = 0.1 V or VCC - 0.1 V	3.0	0.9	0.9	0.9	l v l
VIL.		lout ≤ 20 μA	4.5	1.35	1.35	1.35	_ v
			6.0	1.8	1.8	1.8	
		Vin = VIH or VIL	2.0	1.9	1.9	1.9	
	Minimum High-Level OutputVoltage	Vin - ViH OI VIL lout ≤ 20 μA	4.5	4.4	4.4	4.4	
		ΙΟυί = 20 μΑ	6.0	5.9	5.9	5.9	
VOH		Vin = VIH or VIL $ l_{out} \le 2.4$ mA	3.0	2.48	2.34	2.20	V
		l _{out} ≤ 4.0 mA	4.5	3.98	3.84	3.7	
		lout ≤ 5.2 mA	6.0	5.48	5.34	5.2	
		Vin = VIH or VIL	2.0	0.1	0.1	0.1	
		Vin - ViH OI VIL l _{out} ≤ 20 μA	4.5	0.1	0.1	0.1	
	Maximum Low-Level	Iout ≤ 20 μA	6.0	0.1	0.1	0.1	
VOL	OutputVoltage	$V_{in} = V_{iH} \text{ or } V_{iL} I_{out} \le 2.4$ mA	3.0	0.26	0.33	0.4	V
		l _{out} ≤ 4.0 mA	4.5	0.26	0.33	0.4	
		l _{out} ≤ 5.2 mA	6.0	0.26	0.33	0.4	
lin	Maximum Input Leakage Current	Vin = VCC or GND	6.0	0.1	1.0	1.0	μA
Icc	Maximum Quiescent SupplyCurrent (per Package)	Vin = VCC or GND lout = 0 μA	6.0	2.0	20	40	μΑ

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6.0 ns)

		Vcc	Gua				
Symbol	Parameter	Parameter (V)					
		2.0	75	95	110		
tPLH,	Maximum Propagation Delay, Input A or B to Output Y	3.0	30	40	55	ne	
tPHL	(Figures 1 and 2)	4.5	15	19	22	ns	
		6.0	13	16	19		
		2.0	75	95	110		
tTLH,	Maximum Output Transition Time, Any Output	3.0	30	40	55	no	
tTHL	(Figures 1 and 2)	4.5	15	19	22	ns	
		6.0	13	16	19		
C _{in}	Maximum Input Capacitance		10	10	10	pF	

CPD	Power Dissipation Capacitance (Per Gate)*	Typical @ 25 C, VCC = 5.0 V	pF
OFD	Power Dissipation Capacitance (Fer Gate)	22	рг







Figure 1. Switching Waveforms



*Includes all probe and jig capacitance

Figure 2. Test Circuit





Figure 3. Expanded Logic Diagram (1/4 of the Device)



PHYSICAL DIMENSIONS


SOP-14



 \triangle Package top mark may be in lower left corner or unmark

Dimensions In Millimeters(SOP-14)										
Symbol:	Α	A1	В	С	C1	D	Q	а	b	
Min:	1.35	0.05	8.55	5.80	3.80	0.40	0°	0.35	1 27 BCC	
Max:	1.55	0.20	8.75	6.20	4.00	0.80	8°	0.45	1.27 BSC	

TSSOP-14





Dimensions In Millimeters(TSSOP-14)									
Symbol:	Α	A1	В	С	C1	D	Q	а	b
Min:	0.85	0.05	4.90	6.20	4.30	0.40	0°	0.20	0.65 BSC
Max:	0.95	0.20	5.10	6.60	4.50	0.80	8°	0.25	0.00 650



PHYSICAL DIMENSIONS


DIP-14





Dimensions In Millimeters(DIP-14)										
Symbol:	Α	В	D	D1	Е	Г	L1	а	С	d
Min:	6.10	18.94	8.10	7.42	3.10	0.50	3.00	1.50	0.40	2 E4 BSC
Max:	6.68	19.56	10.9	7.82	3.55	0.70	3.60	1.55	0.50	2.54 BSC

QFN-16 3*3



Dimensions In Millimeters(QFN-16 3*3)									
Symbol:	Α	A1	В	B1	Е	F	а	р	
Min:	0.85	0	2.90	2.90	0.15	0.25	0.18	0.50TVD	
Max:	0.95	0.05	3.10	3.10	0.25	0.45	0.30	0.50TYP	



REVISION HISTORY

REVISION NUMBER	DATE	REVISION	PAGE
V1.0	2016-5	New	1-9
V1.1	2023-8	Update encapsulation type、Updated DIP-14 dimension	1、7
V1.2	2024-11	Add the QFN-16 package device、Update Lead Temperature	1、3
V1.3	2025-9	Update important statements、Update sop-14 Dimension drawing	6、9



IMPORTANT STATEMENT:

Huaguan Semiconductor reserves the right to change products and services offered without prior notice. Customers should obtain the latest relevant information before placing orders and verify that such information is current and complete. Huaguan Semiconductor assumes no responsibility or liability for altered documents.

Customers are responsible for complying with safety standards and implementing safety measures when using Huaguan Semiconductor products in system design and end-product manufacturing. You assume full responsibility for: selecting the appropriate Huaguan Semiconductor products for your application; designing, validating, and testing your application; and ensuring that your application complies with applicable standards and all other safety, security, or other requirements. This is to prevent potential risks that may lead to personal injury or property damage.

Huaguan Semiconductor products are not approved for use in life support, military, aerospace, or other high-risk applications. Huaguan products are neither intended nor warranted for use in such systems or equipment. Any failure or malfunction may lead to personal injury or severe property damage. Such applications are deemed "Unsafe Use." Unsafe Use includes, but is not limited to: surgical and medical equipment, nuclear energy control equipment, aircraft or spacecraft instruments, control or operation of vehicle power, braking, or safety systems, traffic signal instruments, all types of safety devices, and any other applications intended to support or sustain life. Huaguan Semiconductor shall not be liable for consequences resulting from Unsafe Use in these fields. Users must independently evaluate and assume all risks. Any issues, liabilities, or losses arising from the use of products beyond their approved applications shall be solely borne by the user. Users may not claim any compensation from Huaguan Semiconductor based on these terms. If any third party claims against Huaguan Semiconductor due to such Unsafe Use, the user shall compensate Huaguan Semiconductor for all resulting damages and liabilities.

Huaguan Semiconductor provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources for its semiconductor products. However, no guarantee is made that these resources are free from defects, and no express or implied warranties are provided. The use of testing and other quality control techniques is limited to Huaguan Semiconductor's quality assurance scope. Not all parameters of each device are tested.

Huaguan Semiconductor's documentation authorizes you to use these resources only for developing applications related to the products described herein. You are not granted rights to any other intellectual property of Huaguan Semiconductor or any third party. Any other reproduction or display of these resources is strictly prohibited. You shall fully indemnify Huaguan Semiconductor and its agents against any claims, damages, costs, losses, and liabilities arising from your use of these resources. Huaguan Semiconductor shall not be held responsible.