

High-Efficiency Full Bridge Buck-Boost DC/DC Controller

General Description

The VP3677 is a high efficiency full-bridge buckboost DC/DC controller designed for use in voltage step-up or step-down converting application. It operates over a wide input range from 4.2V to 55V and is capable of adjusting output voltage to 55V. Current mode control scheme also makes it wide bandwidth and good transient response. The operating frequency can be adjusted simply with an external resistor or any external clock source between 100kHz and 600kHz. Its internal gate driver provides 2A peak current driving capability.


The VP3677 also provides input/output average current sensing and limiting function, optional EMI improvement and power status indication pin. This device features lots of protection such as cycle-by-cycle current limiting, input under-voltage lockout, output over voltage, short, overtemperature and optional hiccup mode in sus- Applications tained overload conditions. Programmable softstart circuitry reduces the inrush current at startup.

Typical Application

Features


- 4-Switch Step-Up/Step-Down Operation
- Wide Input Voltage from 4.2V to 55V
- Adjustable Output Voltage from 0.8V to 55V
- Adjustable 100kHz~600kHz Clock Frequency
- Optional Frequency Synchorization/Dithering
- 2A Peak Driving Current
- Current Mode Operation
- External RC Compensation
- Programmable Soft-Start and Input UVLO
- Power Good Indication
- Output Over-Voltage Protection
- Output Short Voltage Protection
- Current Limit and Over Temperature Protec-
- TSSOP28EP Exposed Pad and QFN28 4x5 Green Package with RoHS Compliant

- USB Power Delivery
- Industrial Power Supplies
- Battery and Super-Capacitor Charging
- LED Lighting
- Automotive Start/Stop Systems







Functional Block Diagram



Pin Assignments







Pin Descriptions

Chip Enable. For EN<0.7V, the VP3677 enters shutdown in 0.7V<.EN<1.23V, VREG is enabled but no PWM switching. For EN> switching is enabled. TTL Logic levels with compliance to V _{IN} . 2 27 IN P Power Supply Input. Connect this pin to power supply. 3 28 VISEN I Input Voltage Sense Input. Connect this pin to gover supply. 4 1 CTRL I Mode Control. Connect a resistor to ground to configure Forced CCM and CCM hiccup mode. See functional description for setting table. 5 2 DITH I PWM modulation frequency swing in ±5% of the frequency specified be ternal resistor. Leave this pin unconnected for disabling this feature. 6 3 FADJ I ground simply sets the oscillator frequency. An external clock signal will synchronize the controller. 7 4 SLOPE I Slope Compensation. Connect a capacitor to ground to perform slop sation for buck-boost operating stabilization. 8 5 SS I Soft-Start Programming. Connect a capacitor to ground to program start time. 9 6 COMP O Compensation. Use a Type II RC//C network to do proper loop compel 10 7 AGND P Analog Ground. 11 8 FB I Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor this pin to sense output voltage. 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin.	
switching is enabled. TTL Logic levels with compliance to V _{IN} . 2	mode. For
2 27 IN P Power Supply Input. Connect this pin to power supply. 3 28 VISEN I Input Voltage Sense Input. Connect this pin close to input capacitors. 4 1 CTRL I Mode Control. Connect a resistor to ground to configure Forced CCM and CCM hiccup mode. See functional description for setting table. 5 2 DITH I PWM modulation frequency swing in ±5% of the frequency specified be ternal resistor. Leave this pin unconnected for disabling this feature. 6 3 FADJ I ground simply sets the oscillator frequency. An external clock signal will synchronize the controller. 7 4 SLOPE I Slope Compensation. Connect a capacitor to ground to perform slop sation for buck-boost operating stabilization. 8 5 SS I Soft-Start Programming. Connect a capacitor to ground to program start time. 9 6 COMP O Compensation. Use a Type II RC//C network to do proper loop competed from this pin to sense output voltage. 11 8 FB I Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. 12 9 VOSEN I Output Feedback. Connect this pin close to output capacitor this pin to sense output voltage. 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Positive Current Amplifier Input. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin.	>1.3V, PWM
3 28 VISEN I Input Voltage Sense Input. Connect this pin close to input capacitors. 4 1 CTRL I Mode Control. Connect a resistor to ground to configure Forced CCM and CCM hiccup mode. See functional description for setting table. 5 2 DITH I PWM modulation frequency swing in ±5% of the frequency specified be ternal resistor. Leave this pin unconnected for disabling this feature. 6 3 FADJ I ground simply sets the oscillator frequency. An external clock signal will synchronize the controller. 7 4 SLOPE I Slope Compensation. Connect a capacitor to ground to perform slop sation for buck-boost operating stabilization. 8 5 SS I Soft-Start Programming. Connect a capacitor to ground to program start time. 9 6 COMP O Compensation. Use a Type II RC//C network to do proper loop compel to 7 AGND P Analog Ground. 11 8 FB I Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor sense output voltage. 13 10 ISENSN I Average Current Limit Positive Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin.	
4 1 CTRL 1 Mode Control. Connect a resistor to ground to configure Forced CCM and CCM hiccup mode. See functional description for setting table. Frequency Dithering Adjust. Connect a capacitor to ground to make to ternal resistor. Leave this pin unconnected for disabling this feature. Frequency Adjust or Synchronization. A resistor connected from the ground simply sets the oscillator frequency. An external clock signal will synchronize the controller. SLOPE 1 Slope Compensation. Connect a capacitor to ground to perform slop sation for buck-boost operating stabilization. Soft-Start Programming. Connect a capacitor to ground to program start time. Soft-Start Programming. Connect a capacitor to ground to program start time. FB 1 Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. Dutput Feedback. Connect this pin close to output capacitor. Average Current Limit Negative Input. Average Current Limit Positive Input. Average Current Limit Positive Input. Average Current Amplifier Input. Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. Average Input Point Positive Input. Average Current Amplifier Input. Average	
and CCM hiccup mode. See functional description for setting table. Frequency Dithering Adjust. Connect a capacitor to ground to make to ternal resistor. Leave this pin unconnected for disabling this feature. Frequency Adjust or Synchronization. A resistor connected from the frequency simply sets the oscillator frequency. An external clock signal will synchronize the controller. SLOPE SLOPE SLOPE SLOPE Soft—Start Programming. Connect a capacitor to ground to perform slop sation for buck—boost operating stabilization. Soft—Start Programming. Connect a capacitor to ground to program start time. Soft—Start Programming. Connect a capacitor to ground to program start time. FRB COMP Compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II	
and CCM hiccup mode. See functional description for setting table. Frequency Dithering Adjust. Connect a capacitor to ground to make the pwm modulation frequency swing in ±5% of the frequency specified ternal resistor. Leave this pin unconnected for disabling this feature. Frequency Adjust or Synchronization. A resistor connected from the ground simply sets the oscillator frequency. An external clock signal will synchronize the controller. Slope Compensation. Connect a capacitor to ground to perform slop sation for buck-boost operating stabilization. Soft-Start Programming. Connect a capacitor to ground to program start time. Compensation. Use a Type II RC//C network to do proper loop compensation. Frequency Adjust or Synchronization. A resistor of ground to perform slop sation for buck-boost operating stabilization. Soft-Start Programming. Connect a capacitor to ground to program start time. Additional Programming Connect a capacitor to ground to program start time. Compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. It is pin to sense output voltage. Doutput Feedback. Connect the external resistor divider network from this pin to sense output voltage. Average Current Limit Negative Input. Average Current Limit Negative Input. Average Current Amplifier Input. Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. Average Current Amplifier Input. Ave	M operation
DITH I PWM modulation frequency swing in ±5% of the frequency specified by ternal resistor. Leave this pin unconnected for disabling this feature. Frequency Adjust or Synchronization. A resistor connected from a ground simply sets the oscillator frequency. An external clock signal will synchronize the controller. SLOPE I Slope Compensation. Connect a capacitor to ground to perform slop sation for buck-boost operating stabilization. Soft-Start Programming. Connect a capacitor to ground to program start time. 9 6 COMP O Compensation. Use a Type II RC//C network to do proper loop compellonger. 10 7 AGND P Analog Ground. 11 8 FB I Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor. 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Negative Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	
ternal resistor. Leave this pin unconnected for disabling this feature. Frequency Adjust or Synchronization. A resistor connected from surface ground simply sets the oscillator frequency. An external clock signal will synchronize the controller. SLOPE SLOPE SLOPE Slope Compensation. Connect a capacitor to ground to perform slop sation for buck-boost operating stabilization. Soft-Start Programming. Connect a capacitor to ground to program start time. Compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Septimental Propersistic II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Negative Feedback. Connect the external resistor divider network from this pin to sense output voltage. Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. Average Current Limit Negative Input. Average Current Limit Negative Input. Negative Current Amplifier Input. Positive Current Amplifier Input. Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. Average Current Propersion Propersion. Average Current Propersion Propersion. Average Current Propersion Propersion Propersion. Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. Average Current Propersion	
Frequency Adjust or Synchronization. A resistor connected from a ground simply sets the oscillator frequency. An external clock signal will synchronize the controller. 7	-
Georgian	
will synchronize the controller. 7	-
7 4 SLOPE I Slope Compensation. Connect a capacitor to ground to perform slop sation for buck-boost operating stabilization. 8 5 SS I Soft-Start Programming. Connect a capacitor to ground to program start time. 9 6 COMP O Compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. 11 8 FB I Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor. 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	I at this pin
SLOPE I sation for buck-boost operating stabilization.	
Soft-Start Programming. Connect a capacitor to ground to program start time. 9 6 COMP O Compensation. Use a Type II RC//C network to do proper loop compell 7 AGND P Analog Ground. 11 8 FB I Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor divider network from this pin to sense output voltage. 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	be compen-
start time. 9 6 COMP O Compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. Use a Type II RC//C network to do proper loop compensation. 10 7 AGND P Analog Ground. 11 8 FB I Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor. 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	
9 6 COMP O Compensation. Use a Type II RC//C network to do proper loop compensation of the pro	m the soft-
10 7 AGND P Analog Ground. 11 8 FB I Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor. 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	
11 8 FB I Output Feedback. Connect the external resistor divider network from this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor and the sense output voltage. 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	insation.
this pin to sense output voltage. 12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor. 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	
12 9 VOSEN I Output Voltage Sense Input. Connect this pin close to output capacitor 13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	m output to
13 10 ISENSN I Average Current Limit Negative Input. 14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.)rc
14 11 ISENSP I Average Current Limit Positive Input. 15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	лs
15 12 CSG I Negative Current Amplifier Input. 16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	
16 13 CS I Positive Current Amplifier Input. 17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	
17 14 PGOOD OD Power Good Indicator (Open Drain). PGOOD is pulled low if FB pin specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	
specified V _{FB} regulation. 18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	a is outsido
18 15 LX2 I 2nd Switching Node. LX2 is the 2nd switching node. 19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	i is outside
19 16 HSDRV2 O 2nd High-Side Drive Pin. 20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	
20 17 BS2 - Bootstrap I/O for 2nd High-Side Switch.	
22 19 PVSS P Power Ground. The ground connection to all low-side gate drivers.	
23 20 VREG O Internal Regulator. Connect a capacitor to ground.	
24 21 VBIAS I Output Bias Connection. Connect this pin to output to improve efficier	ncv
25 22 LSDRV1 O 1st Low-Side Drive Pin.	
26 23 BS1 - Bootstrap I/O for 1st High-Side Switch.	
27 24 HSDRV1 O 1st High–Side Drive Pin.	
28 25 LX1 I 1st Switching Node. LX1 is the 1st switching node.	
Exposed Thermal Cround The pad should be soldered to the analog groun	nd with low
Pad P thermal resistance.	



Absolutely Maximum Ratings

Over operating free-air temperature range, unless otherwise specified (* 1)

Symbol	Parameter	Limit	Unit
V _{IN}	Supply voltage range	-0.3 to 60	V
V _{IN(HV)} (EN/VISEN/VOSEN/ ISENSP/ISENSN)	High voltage input range	-0.3 to 60	V
$V_{IN(HV)}(VBIAS)$	High voltage bias input range	-0.3 to 60	V
V _{IN(LV)} (COMP/FB/SS/DITH/ FADJ/SLOPE)	Low voltage input range	-0.3 to 3.6	V
V _{REG} (VREG/CTRL/PGOOD)	Internal regulator related pin input	-0.3 to 6	V
LSDRV1,LSDRV2 BS1, HSDRV1 to LX1 BS2, HSDRV2 to LX2	Input voltage range	-0.3 to 6	V
V _{sw} (LX1/LX2)	Switch node voltage	LX1: -1 to 60 LX2: -1 to 60	V
V _{BS} (BS1,BS2)	Bootstrap node voltage	BS1: -0.3 to 60 BS2: -0.3 to 60	V
CS, CSG	Sense pins differential input voltage range	-0.3 to 0.3	V
$T_{J(MAX)}$	Operating junction temperature range	150	°C
T_{STG}	Storage temperature range	-65 to 150	°C
Electrostatic discharge	Human body model	2	kV
Electrostatic discharge	Machine model	200	V
$\theta_{ extsf{JC}(extsf{TSSOP28})}$	TSSOP28 Thermal resistance (Junction to Case)	16	°C/W
$\theta_{ extsf{JC}(extsf{QFN28})}$	QFN28 Thermal resistance (Junction to Case)	13	°C/W
$ heta_{JA(TSSOP28)}$	TSSOP28 Thermal resistance (Junction to Air)	37	°C/W
$\theta_{JA(QFN28)}$	QFN28 Thermal resistance (Junction to Air)	34	°C/W

^{(*1):} Stress beyond those listed at table above may cause permanent damage to the device. These are stress rating ONLY. For functional operation are strongly recommend follow up "recommended operation conditions" table.

Recommended Operating Conditions

Symbol	Parameter	Specifi	Unit	
Symbol	raiametei	Min	Max	Offic
V _{IN} (IN)	Supply voltage	4.2	55	V
V _{IN} (VISEN)	Supply Input with VBIAS connected (VBIAS≥5V or IN≥4.5V)	2.5	55	V
VBIAS	Auxiliary supply voltage	6	36	V
V _{IN} (VOSEN)	Output sense input voltage	0.8	55	V
EN	Enable pin input voltage	0	55	V
ISENSP, ISENSN	Sense pin input voltage	0	55	V
f _{osc}	Switching voltage range	100	600	kHz
T _A	Operating free-air temperature range	-40	85	°C
T _J	Operating temperature range	-40	125	°C



Electrical Characteristics

Operating condition $V_{IN}=24V$, $C_{SS}=0.1\mu F$, $T_J=25^{\circ}C$, unless otherwise specified (* 1)

Cymahal	Dougnotou	Test Condition		Specification				
Symbol	Parameter	Test Condition	Min	Тур.	Max	Unit		
SUPPLY V	SUPPLY VOLTAGE							
V _{IN}	Input voltage		4.2		55	V		
I _{SD}	Shutdown mode supply current	V _{EN} =0V		12	16	μΑ		
I _{STBY}	Standby mode supply current	V _{EN} =1.1V, non-switching		1	2	mA		
I _Q	Operating current	$V_{EN}=2V$, $V_{FB}=0.9V$		2.19	4	mA		
ENABLE/U	JVLO							
V _{EN(STBY)}	Standby threshold voltage	V _{EN} rising	0.55	0.79	0.97	V		
I _{EN(STBY)}	Standby mode pin source current	V _{EN} =1.1V		2	3	μΑ		
V _{EN(OPER)}	Operating threshold voltage	V _{EN} rising	1.17	1.23	1.29	V		
I _{HYS(OPER)}	Operating hysteresis current	V _{EN} =2.4V	1.5	3.5	5.5	μΑ		
VBIAS								
$V_{VBIAS(SW)}$	Internal bias switchover voltage			5.75		V		
ERROR A	ERROR AMPLIFIER							
V_{FB}	Feedback reference voltage	V _{EN} =2V, FB connect to COMP	0.788	0.8	0.812	V		
I _{FB}	Feedback bias current	V_{FB} in regulation			0.1	μΑ		
BW	Unity gain bandwidth			2		MHz		
1	COMP source current	FB=V _{REF} -300mV, COMP=0V		306		μΑ		
I _{COMP}	COMP sink current	$FB=V_{REF}+300mV$, $COMP=3V$		309		μ <u>Λ</u>		
g _{M(EA)}	Error amplifier trans-conductance			1490		μS		
VREG								
V_{REG}	Internal regulation voltage	EN=2V, VBIAS pin open, VREG pin open	5.1	5.3	5.5	V		
V _{UV}	VREG UVLO threshold	V _{REG} rising		3.3		V		
R _{OUT(VREG)}	LDO Output impedance	$I_{OUT} = 0.03A, V_{IN} = 3.5V$		9.3	16	Ω		
	UVLO hysteresis			100		mV		
I _{OUT(VREG)}	VREG maximum supply current	$V_{IN}=3.5V$, $V_{REG}=0V$		80		mA		
PGOOD								
V	PGOOD trip ratio for FB (Falling)	Ratio to V _{FB}		-9		%		
V_{PGOOD}	PGOOD trip ratio for FB (Rising)	Ratio to V _{FB}		10		%		
	Hysteresis			1.6		%		
I _{LEAK(PGOOD)}	PGOOD leakage current	FB=0.8V, V _{PGOOD} =5V			100	nA		
I _{SINK(PGOOD)}	PGOOD sink current	FB=0V, V _{PGOOD} =0.4V	2	4.2	6.5	mA		

^{(*1):} Stress beyond those listed at "absolute maximum rating" table may cause permanent damage to the device. These are stress rating ONLY. For functional operation are strongly recommend follow up "recommended operation conditions" table.



Electrical Characteristics (cont.)

Operating condition $V_{IN}=24V$, $C_{SS}=0.1\mu F$, $T_J=25^{\circ}C$, unless otherwise specified (* 1)

Cumchal	Downwester	Test Condition		Sp	ecificati	ion	l le ia
Symbol	Parameter	lest Con	luition	Min	Тур.	Max	Unit
FREQUEN	FREQUENCY/SYNC/DITHER						
PW _{SYNC}	SYNC input pulse width			75		500	ns
f	PWM switching frequency	$V_{FB}=0.7V$	$R_T=133k\Omega$		200		kHz
f_{sw}	rwin switching frequency	V _{FB} =0.7 V	$R_T=47k\Omega$		500		kHz
V _{SYNCH}	SYNC input high threshold			2.1			V
V _{SYNCL}	SYNC input low threshold					1.2	V
V	Dither high threshold				1.27		V
V _{DITHER}	Dither low threshold				1.16		V
I _{DITHER}	Dither source/sink current	DITHER=1.1V, [DITHER=1.3V		10.5		μA
SOFT STA	RT				1		
I _{SS}	Soft start pull-up current	V _{SS} =0	OV	4.30	6	7.25	μΑ
$V_{SS(CL)}$	Soft start clamp voltage	SS op	en		1.31		V
$\Delta V_{FB} - V_{SS}$	FB to SS offset voltage	V _{SS} =0	OV		-15		mV
GATE DR	VER				ı		
1	Gate driver peak source current	$V_{BS1}-V_{LX1}=5.3V$			1.8		
HSDRV1,2	Gate driver peak sink current	$V_{BS1} - V_{LX1} = 5.3V$			2.2		^
	Gate driver peak source current	$V_{BS2}-V_{LX2}=5.3V$			1.8		Α
I _{LSDRV1,2}	Gate driver peak sink current	$V_{BS2} - V_{LX2} = 5.3V$			2.2		
р	Gate driver pull-up resistance	$V_{BS1,2}-V_{LX1,2}=5.3V$			1.9		0
R _{HSDRV1,2}	Gate driver pull-down resistance	$V_{BS1,2} - V_{LX1,2} = 5.3V$			1.3		Ω
Б	Gate driver pull-up resistance	I _{LSDRV1,2} =0.1A			2		0
R _{LSDRV1,2}	Gate driver pull-down resistance	I _{LSDRV1,2} =	:0.1A		1.5		Ω
$V_{\text{UV}(BS1,2)}$	BS1,2 to LX1,2 UVLO threshold	HSDRV1,2	shut off		2.73		V
	BS1,2 to LX1,2 UVLO hysteresis	HSDRV1,2 beg	in switching		280		mV
	BS1,2 to LX1,2 threshold for re-				4.45		V
	fresh pulse				4.43		V
t _{DTH}	HSDRV1,2 off to LSDRV1,2 on				45		ns
чин	dead time				17		113
t _{DTL}	LSDRV1,2 off to HSDRV1,2 on				45		ns
dead time							
OUTPUT (I	<u> </u>	
V _{OVP}	Output overvoltage threshold	Relative	to FB		0.86		V
	Output overvoltage hysteresis				21		mV

^{(*1):} Stress beyond those listed at "absolute maximum rating" table may cause permanent damage to the device. These are stress rating ONLY. For functional operation are strongly recommend follow up "recommended operation conditions" table.



Electrical Characteristics (cont.)

Operating condition $V_{IN}=24V$, $C_{SS}=0.1\mu F$, $T_J=25^{\circ}C$, unless otherwise specified (* 1)

Comple of	Parameter Test Condition	Specification			Unit		
Symbol	Parameter	Test Condition	Min	Тур.	Max	Unit	
CURRENT	LIMIT						
V _{CS(BUCK)}	Buck mode current limit threshold (Valley)	$V_{IN}=V_{VISNS}=24V$, $V_{VOSNS}=12V$, $V_{SLOPE}=0V$	53.2	85	98	m\/	
V _{CS(BOST)}	Boost mode current limit thresh- old (Peak)	$V_{IN}=V_{VISNS}=12V$, $V_{VOSNS}=18V$, $V_{SLOPE}=0V$	119	165	221	mV 1	
I _{BIAS(CS/CSG)}	CS/CSG pin bias current	$V_{CS} = V_{CSG} = V_{SLOPE} = 0V$		-95			
I _{OFFSET(CS/CSG)}	CSG pin offset current	$V_{CS} = V_{CSG} = V_{SLOPE} = 0V$			14	μΑ	
CONSTAN	T CURRENT LOOP						
V _{SNS}	Average current loop regulation	V_{ISNSN} =24V, sweep ISNSP, Measure V_{SS}	43	50	57	mV	
I _{SNS}	ISNSN/ISNSP pin bias currents	$V_{IN}=V_{ISNSP}=V_{ISNSN}=24V$		7		μΑ	
9 м(CS)	Current sense amplifier trans- conductance	$V_{ISNSP}-V_{ISNSN}=55mV$, $V_{SS}=0.5V$		1		mS	
SLOPE CO	MPENSATION						
	Buck adaptive slope current	$V_{IN} = V_{VISNS} = 24V$, $V_{VOSNS} = 12V$, $V_{SLOPE} = 0V$	28	34	40		
I _{SLOPE}	Boost adaptive slope current	Post adaptive slope current $V_{IN}=V_{VISNS}=12V, V_{VOSNS}=18V, V_{SLOPE}=0V$ 16 21		21	26	μΑ	
G M(SLOPE)	Slope compensation amplifier trans -conductance			2		μS	
MODE CO	MODE CONTROL						
I _{MODE}	Source current out of CTRL pin	CTRL=0V	17	20	23	μΑ	
V_{CCM_HIC}	CCM with hiccup threshold voltage		1.18	1.28	1.38	V	
V_{CCM}	CCM no hiccup threshold voltage		2.22	2.4	2.6	٧	
THERMAL	THERMAL PROTECTION						
$T_{SHUTDOWN}$	Thermal shutdown trip point			160		$^{\circ}$	
	Thermal shutdown hysteresis			15			

^{(*1):} Stress beyond those listed at "absolute maximum rating" table may cause permanent damage to the device. These are stress rating ONLY. For functional operation are strongly recommend follow up "recommended operation conditions" table.



Functional Descriptions

boost controller with wide input voltage range. In tion and CCM hiccup mode selection. addition to buck mode and boost mode, VP3677 also operates in buck-boost mode with excellent The VP3677 supports over-voltage protection and efficiency and low ripple output voltage when V_{IN} close to V_{OUT}.

MOSFET gate drivers and is designed to work with 4 external MOSFET switches. When V_{IN} is greater +10% and -9% centered with V_{REF} . then V_{OUT}, the VP3677 PWM control works in valley current mode. The inductor current should be The VP3677 can operate in shutdown state, nected to the source of low-side MOSFET switches voltage ranges. and power ground.

When V_{IN} is lower then V_{OUT} , the VP3677 PWM control works in peak current mode. For the application cases of lower V_{IN} (e.g. below than 5.6V) and higher V_{OUT}, VP3677 is capable of supporting bias VBIAS terminal with V_{OUT}. In this condition, internal regulator source would be switched from V_{IN} to V_{OUT} for higher gate driver bias so that better switching efficiency would be achieved.

Besides cycle-by-cycle current limiting, VP3677 supports average current sense scheme for either input or output current detection. Softstart is also supported with an external capacitor connected to ground to eliminate inrush current When EN voltage is greater than operating threshand voltage overshoot during startup.

VP3677 supports continuous conduction mode (Forced CCM) for noise sensitive application such as audio or radio frequency use. For the output overload condition VP3677 provides optional hiccup mode to reduce the heat and damage during sustained overload case. If the hiccup mode is disabled the controller remains in a cycle-by-cycle current limit until the overload case is fixed. Use

The VP3677 is a high efficiency full bridge buck- CTRL terminal to configure CCM mode PWM opera-

power good status indication. If the output feedback voltage exceeds then 7.5% or above nominal reference $V_{REF}(0.8V)$ the high side drivers would be VP3677 integrates two half-bridge N-channel turn off. PGOOD terminal would be externally pulled high when FB pin voltage is regulated within

monitored for cycle-by-cycle current limit and is standby state and normal operation state. It can be sensed through an external sense resistor con- configured with setting EN terminal with 3 distinct

Operation States and UVLO

The VP3677 has chip enable and under-voltage lock out protection. When EN pin voltage is below than standby threshold 0.79V, the controller enters the shutdown state and most of the functional blocks are disabled including VREG regulator.

When EN voltage is greater than standby threshold but less than the operating threshold 1.23V, both internal V_{REG} regulator and VBIAS bias input are enabled but the controller will still not start up and hence no switching.

old, the controller will start switching if the V_{REG} is also above V_{REG} under-voltage threshold (3.3V). If V_{REG} is still under UV threshold, the VP3677 will not switch. Table 1 shows the relation between the state and EN pin threshold voltage range.

To implement UVLO protection, the simplest way is to use a resistor network from VIN to AGND with the mid-point connect to EN pin. The turn-on threshold can be obtained by equation 1.



$$V_{IN(UVLO)} = 1.23V \times \left(1 + \frac{R_{EN2}}{R_{EN1}}\right) - R_{EN2} \times 1.5 \mu A$$
(1)

(2)
$$\Delta V_{HYS(UVLO)} = 3.5 \mu A \times R_{EN2}$$

Equation 2 shows the hysteresis between the UVLO turn-on and turn-off threshold and can be obtained with this equation. Beware of the EN pin source current is about 3.5µA when EN pin voltage is above 1.23V.




Figure 1. Programming EN pin

EN	V_{REG}	State
EN<0.79V	N/A	Shutdown
0.79V <en<1.23v< td=""><td>N/A</td><td>Standby</td></en<1.23v<>	N/A	Standby
EN>1.23V	$V_{REG} < 3.3V$	Standby
EN>1.23V	V _{REG} >3.3V	Operating, Switching

Table 1. EN pin threshold voltage

Frequency Adjustment

PWM clock frequency. Connect a resistor from FADJ terminal to AGND to program switching frequency from 100kHz to 600kHz. Equation 3 shows how to calculate the external resistor:

(3)
$$R_{T} = \frac{\left(\frac{1}{f_{SW}} - 200ns\right)}{37pF}$$

The VP3677 can be synchronized with external

clock source. Figure 2 demonstrates the connection to AC clock source. The external clock frequency should be higher than resistor programmed frequency. Beware of the pulse width of the external PWM clock should be in range from 75ns to 500ns and the pulse amplitude must not exceed 3.3V.




Figure 2. External Clock Synchronization

Frequency dithering is an important skill to improve EMI performance. Connect a capacitor from DITH pin to AGND to enable this function. Equation 4 shows the calculation of dithering capacitance:

(4)
$$C_{DITH} = \frac{10\mu A}{f_{SW} \times 0.24V}$$

Connect the DITH pin to ground to disable this function. Dithering function is also disabled when using external clock input.

Soft Start

The VP3677 provides soft start scheme to prevent transient during startup and could be adjusted by It is simply to use an external resistor to adjust the a soft start capacitor connected from SS terminal to AGND. During powering up, an internal current source charges the soft start capacitor. When the SS pin voltage below the feedback reference V_{REF} , soft-start block raises the FB voltage with the same slope as the SS pin. After SS pin voltage exceeds V_{REF}, the soft-start period is finished and the output voltage is almost reached to desired output



value. If the FB voltage is still under 0.3V after the soft start progress is finished, the VP3677 will enter standby mode and latched. Soft-start time can be calculated by equation 5:

$$t_{ss} = \frac{C_{SS} \times 0.8V}{6 \,\mu A}$$

SS pin will be discharged in the following 3 conditions, EN falling below UVLO voltage and VREG UV threshold, enter hiccup mode and thermal shutdown state. When average current limiting is active, the SS pin would be also discharged by the constant current loop trans-conductance amplifier to limit the current.

Average Current Limit

To implement current limit protection of input or output, a constant current trans-conductance amplifier is integrated in the VP3677. An additional current sense resistor connected in series with the ISENSP and ISENSP pins to monitor the voltage drop and compare it with internal 50mV reference. If the voltage drop is greater than 50mV then the constant current loop trans-conductance amplifier gradually discharges the soft-start capacitor to pull low the output voltage to limit the input or output current. Use equation 6 to obtain the current limit value. Short ISENSP and ISENSN to disable this function.

$$I_{CL(AVG)} = \frac{50mV}{R_{SENS}}$$
(6)

Forced CCM Operation

For noise sensitive application such as audio amplifier, the switching noise needs to be filtered to prevent any hearable noise. CCM operation the inductor current can flow in either direction and the controller switches at a fixed frequency regardless of the load current.

CTRL pin	Protection
Direct to VREG	Cycle-by-cycle limit
Use 91k to AGND	Hiccup

Table 2. CTRL Pin Selections

Table 2 shows how the CTRL pin configures the protection scheme. The mode is latched at startup.

Over-current Protection

In buck operation, the sensed valley voltage across R_{SENSE} is limited to 85mV. If the sensed value is not below this threshold during the buck switch off-time, the high-side buck switch skips a cycle. In boost operation, the maximum peak voltage across the R_{SENSE} is limited to 165mV. If the peak current in boost switch causes the CS pin to exceed this threshold, the low-side boost switch is turned-off for the rest of the clock.

Use proper connection networks defined in Table 2 to configure VP3677 in the appropriate working manner. If the hiccup mode is enabled, the controller shuts down after detecting cycle-by-cycle current for 128 cycles and then the soft-start capacitor is discharged. After 4000 clock cycles the SS pin resumes to charge soft-start capacitor again and the controller starts over again. If the hiccup mode is not enabled, the VP3677 will perform cycle-by-cycle current limit when overload condition occurs.

Output Over-voltage Protection

VP3677 will turns off the 2 gate drivers when the feedback voltage is 7.5% greater than the nominal reference voltage V_{REF} . Once the feedback value falls in 5% of V_{REF} , the VP3677 resumes switching.



Internal Regulator and VBIAS Input

Since the VP3677 uses half-bridge gate drivers and high side NMOSFET gate bias should be generated from internal V_{REG} with boot-strap circuits. For V_{IN} is less than the certain of value, the V_{REG} voltage tracks V_{IN} with few voltage drop. Otherwise the internal regulator V_{REG} voltage will be fixed and regulated. The on/off scheme follows the control mechanism of EN pin as previous described.

When V_{OUT} is greater then V_{REG} nominal value plus one more diode drop, the internal regulator will use V_{OUT} to regulate internal V_{REG} instead of using V_{IN} . In buck mode, connect VBIAS pin to V_{OUT} with V_{OUT} value greater than 7V will improve the efficiency. Please be aware that the voltage on VBIAS pin should not exceed then 36V.

If V_{IN} is lower and working topology is boost, use higher output voltage and feed it back to V_{OUT} to generate internal V_{REG} is a good idea. For this case, place a series blocking diode between the input power source and IN terminal to prevent VREG back–feeding into IN pin through internal MOSFET body diode.




Figure 3. VREG and VBIAS

 V_{REG} grounding capacitor is good to use a 1µF ceramic capacitor and is better to be placed close to VREG pin.

Since the VP3677 uses internal LDO to generate internal low-voltage power V_{REG} , the method of using VBIAS to supply internal power will essentially generate heat. When the VBIAS pin voltage is low (such as 12V), the $\Delta V^{\times}I_{VREG}$ power loss will not have a great impact on VP3677. However, if VBIAS pin voltage is high (greater than 36V), the power loss will significantly increase the temperature of the IC body and then worse the stability and reliability.

To reduce the heat under this operating condition, there are two options to replace the internal LDO with the external power supply. This external power supply can use either an external LDO or a buck regulator. One way is to keep using VBIAS pin and connect extra HV regulator and the other one is to connect external power to VREG instead of using VBIAS pin.

Option #1: Using VBIAS:

For higher VBIAS input (>36V) or critical environment, connect external power source to VBIAS pin is a good idea. Since internal VBIAS turn over threshold is about 5.6V, using 8V/300mA external regulator is appropriate. Figure 4 demonstrates the connection diagram. Please be aware that the EN pin pull high resistor should be removed or reconfigured if the external regulator PGOOD pin has internal pull high resistor.




Figure 4. VBIAS External Regulator Connection

If the HV regulator has no PGOOD pin, please refer figure 5 to ensure VBIAS is biased before enabling the VP3677.






Figure 5. Recommended VOUT/EN on Sequence

Option #2: Using VREG:

If the external MOSFET switches have larger Ciss or multiple MOSFET switches paralleled, it is recommended to connect external power supply to VREG with a blocking diode in series. The concept of such connection is shown in Figure 6.




Figure 6. External VREG Supply

Since the nominal voltage of V_{REG} is about 5.3V, external power supply voltage should be approximately 5.5V plus diode V-drop 0.6V. According to these, the output voltage should be regulated at 6V.

With these options and good heating dissipating cooper, the surface temperature of VP3677 would be reduced dramatically.

Power Good Indicator

PGOOD terminal is pulled high when the voltage at the FB pin is within range of $-9\%\sim+10\%$ of the nominal V_{REF} voltage. Otherwise the PGOOD is pulled low. Since the PGOOD is open drain output, it is needed to add pull-up resistor and the pull down strength of the internal MOSFET is about 5.4mA. Since the MOSFET is low voltage device, do not connect the pull-up resistor to 5.5V or higher.

Slope Compensation

The VP3677 performs a slope compensation based on the current sense signal monitored across the CS and CSG pins with the composition of the V_{IN} , V_{OUT} and SLOPE pin signals. The result is compared to the COMP error voltage by PWM modulator.

The current mode controllers require slope compensation for stable current loop operation. In peak current mode the duty is 50% or above and below 50% in valley current mode. Use a capacitor to connect between SLOPE pin and AGND to fine tune optimal slope for various V_{IN} and V_{OUT} combination.

Loop Compensation




Figure 7. Error Amplifier Compensation Network



Figure 7 shows the internal loop compensation structure. The trans–conductance amplifier output range is from 0.3V to 3V. The COMP pin output range will limit the possible V_{IN} and output current. Type II PI compensation is formed with R_{C1} – C_{C1} to AGND in parallel with another pole compensator C_{C2} .

The VP3677 will operate in buck, boost and buckboost mode and the compensation is separated into two considerations. In buck mode, the bottom value of COMP dominates the maximum possible V_{IN} for which the controller can regulate output voltage at no load. Equation 7 shows how to calculate V_{COMP} as function of V_{IN} at no load in PWM operating.

$$V_{COMP(BUCK)} = 1.6V - A_{CS} \cdot R_{SENSE} \cdot \frac{V_{OUT}}{2 \cdot L1 \cdot F_{SW}} \cdot (1 - D_{BUCK}) - \frac{2\mu S \cdot (V_N - V_{OUT}) + 6\mu A}{C_{SLOPE} \cdot F_{SW}} \cdot (1 - D_{BUCK})$$

Where D_{BUCK} is given by equation 8.

$$D_{BUCK} = \frac{V_{OUT}}{V_{IN}}$$

To increase the maximum V_{IN} range of buck opera— The thermal protection circuit monitors the junction, try to change appropriate frequency, larger tion temperature and turns off the VP3677 when inductor, higher C_{SLOPE} , smaller sense resistor.

In boost mode, the minimum possible V_{IN} for which the converter can regulate the output at full load is the top value of V_{COMP} . Equation 9 shows how to calculate V_{COMP} as function of V_{IN} at full load in PWM operating.

$$V_{COMP(BOOST)} = 1.6V + A_{CS} \cdot R_{SENSE} \cdot \left(I_{OUT} \cdot \frac{V_{OUT}}{V_{IN}} + \frac{V_{IN}}{2 \cdot L1 \cdot F_{SW}} \cdot D_{BOOST}\right) + \frac{2\mu S \cdot \left(V_{OUT} - V_{IN}\right) + 5\mu A}{C_{SLOPE} \cdot F_{SW}} \cdot D_{BOOST}$$

Where D_{BUCK} is given by equation 10.

$$D_{BOOST} = 1 - \frac{V_{IN}}{V_{OUT}}$$

From equation 9, a larger L_1 , higher C_{SLOPE} , smaller R_{SENSE} and higher frequency could enlarge the V_{IN} range of boost operation.

Gate Drivers

The VP3677 is a full bridge controller and it contains 4 NMOSFET gate drivers. The buck half bridge drive pins are HSDRV1 and LSDRV1 as well as the boost half bridge drive pins are HSDRV2 and LSDRV2. Each gate driver is capable of sinking 2A and sourcing 1.5A peak current.

The low side gate drivers LSDRV1 and LSDRV2 are biased from V_{REG} and the high side gate drivers HSDRV1 and HSDRV2 are driven from boot–strap capacitors. The boot capacitors are charged and boosted through external schottky diodes connected to VREG terminal. Avoids to use the diodes with greater forward conduction voltage V_F because the high–side gate drives bias will be greatly reduced below than 5V.

Thermal Protection

The thermal protection circuit monitors the junction temperature and turns off the VP3677 when junction temperature exceeds temperature trip point. When the protection occurs, the soft-start capacitor will be discharged and the gate drivers shut down immediately. The controller will resume switching after soft-start progress when the junction temperature is below then the thermal shutdown hysteresis value.



Application Information




Figure 8. VP3677 Typical Application

SPECIFICATION ITEM RATING	
Input Voltage Range	9V~48V
Output	12V
Load Current	6A maximum
Switching Frequency	300kHz
Protection Scheme	Hiccup

Table 3. VP3677 Typical Application Specification



Typical Characteristics



Figure 9. Load vs. Efficiency




Figure 11. Clock Sync (100ns pulse/600kHz)




Figure 10. Efficiency (V_{IN})




Figure 12. Frequency vs. R_™




Figure 13. Line Transient

Figure 14. Line Transient



Typical Characteristics (cont.)




Figure 15. Forced CCM Operation (Buck)

Figure 16. Forced CCM Operation (Boost)




Figure 17. Forced CCM Operation (Buck-Boost)

Figure 18. Load Step (Buck)




Figure 19. Load Step (Boost)

Figure 20. Load Step (Buck-Boost)



Typical Characteristics (cont.)




Figure 21. Entering Hiccup Mode

Figure 22. Exiting Hiccup Mode





Figure 23. PWM Dithering


Figure 24. OVP Protection




Package Information

TSSOP-28EP








CVMDOL	Millimeter				
SYMBOL	Min.	Nom.	Max.		
Α			1.2		
A1	0.05		0.15		
A2	0.8		1		
А3	0.39	0.44	0.49		
b	0.2		0.28		
b1	0.19	0.22	0.25		
С	0.13		0.17		
c1	0.12	0.13	0.14		
D	9.6 9.7 9.8		9.8		
D2	4.83REF				
E	6.2	6.2 6.4 6.6			
E1	4.3	4.4	4.5		
E2	2.70REF				
е	0.65BSC				
L	0.45 0.6 0.75				
L1	1.00REF				
θ	0		8		





Package Information (cont.)

QFN28 4x5









SYMBOL	M	MILLIMETER		
STWIDOL	MIN	NOM	MAX	
A	0.70	0.75	0.80	
A1	0	0.02	0. 05	
ъ	0. 20	0.25	0. 30	
b 1		0.18REF		
С	0.20REF			
D	3. 90	4. 00	4. 10	
D2	2. 60	2. 65	2.70	
e	0.50BSC			
Ne	3. 50BSC			
Nd	2	. 50BSC		
E	4. 90	5. 00	5. 10	
E2	3. 60	3. 65	3. 70	
L	0.35 0.40 0.45			
K	0. 275REF			
h	0.30	0. 35	0. 40	



Part No.	Q`ty/Reel
VP3677TSG28	4,000
VP3677QNG28	2,500

Contact Information

Viva Electronics Incorporated

10F-1, No. 32, Gaotie 2nd Rd., Zhubei City, Hsinchu County, Taiwan, R.O.C.

Tel: 886-3-6579508 Fax: 886-3-6579509

WWW: http://www.viva-elec.com.tw

Sales: sales@viva-elec.com.tw

FAE Support: <u>fae@viva-elec.com.tw</u>