

FAN7842MX-HX High- and Low-Side Gate Driver

Description

The FAN7842MX-HX is a monolithic high- and low-side gate drive integrated circuit (IC) designed to drive MOSFETs and IGBTs operating at voltages of up to +200 V. Its advanced voltage processing and common-mode noise canceling techniques ensure stable operation of the high-side driver even in environments with significant high dv/dt noise.

Additionally, an innovative level-shift circuit enables the high-side gate driver to function effectively at $V_S = -9.8\text{ V}$ (typical) for $V_{BS} = 15\text{ V}$. The input logic levels are compatible with standard TTL series logic gates, enhancing its versatility in various applications.

Features

- ★ Floating Channels Designed for Bootstrap Operation to +200 V
- ★ Typically 350 mA/650 mA Sourcing/Sinking Current Driving Capability for Both Channels
- ★ Common-Mode dv/dt Noise Canceling Circuit
- ★ Extended Allowable Negative V_S Swing to -9.8 V for Signal Propagation at $V_{CC} = V_{BS} = 15\text{ V}$
- ★ V_{CC} & V_{BS} Supply Range from 10 V to 20 V
- ★ UVLO Functions for Both Channels
- ★ TTL Compatible Input Logic Threshold Levels
- ★ Matched Propagation Delay Below 50 ns
- ★ Output In-phase with Input Signal
- ★ This Device is Pb-Free, Halide Free and is RoHS Compliant
- ★ Package SOIC-8

Applications

- ★ Battery Based Motor Applications (E-bike, Power Tool)
- ★ Telecom DC-DC Converter




Figure 1. Application Circuit for Half-Bridge

INTERNAL BLOCK DIAGRAM




Figure 2. Functional Block Diagram

PIN ASSIGNMENTS SOIC-8




Figure 3. Pin Configuration (Top View)

PIN DEFINITIONS

Name	Description
Vcc	Low-Side Supply Voltage
HIN	Logic Input for High-Side Gate Driver Output
LIN	Logic Input for Low-Side Gate Driver Output
COM	Logic Ground and Low-Side Driver Return
LO	Low-Side Driver Output
Vs	High-Voltage Floating Supply Return
HO	High-Side Driver Output
VB	High-Side Floating Supply

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Unit
V _S	High-side Offset Voltage	V _B - 25	V _B + 0.3	V
V _B	High-side Floating Supply Voltage	-0.3	225	
V _{HO}	High-side Floating Output Voltage HO	V _S - 0.3	V _B + 0.3	
V _{CC}	Low-side and Logic Fixed Supply Voltage	-0.3	25	
V _{LO}	Low-side Output Voltage LO	-0.3	V _{CC} + 0.3	
V _{IN}	Logic Input Voltage (HIN, LIN)	-0.3	V _{CC} + 0.3	
COM	Logic Ground	V _{CC} - 25	V _{CC} + 0.3	
dV _S /dt	Allowable Offset Voltage Slew Rate	-	50	V/ns
P _D (Note 1) (Note 2) (Note 3)	Power Dissipation	-	0.625	W
θ _{JA}	Thermal Resistance, Junction-to-ambient	-	200	°C/W
T _J	Junction Temperature	-	150	°C
T _{STG}	Storage Temperature	-	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Mounted on 76.2 x 114.3 x 1.6 mm PCB (FR-4 glass epoxy material).

2. Refer to the following standards:

JESD51-2: Integral circuits thermal test method environmental conditions — natural convection

JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages

3. Do not exceed P_D under any circumstances.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _B	High-side Floating Supply Voltage	V _S + 10	V _S + 20	V
V _S	High-side Floating Supply Offset Voltage	6 - V _{CC}	200	
V _{HO}	High-side (HO) Output Voltage	V _S	V _B	
V _{LO}	Low-side (LO) Output Voltage	COM	V _{CC}	
V _{IN}	Logic Input Voltage (HIN, LIN)	COM	V _{CC}	
V _{CC}	Low-side Supply Voltage	10	20	
T _A	Ambient Temperature	-40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS ($V_{BIAS}(V_{CC}, V_{BS}) = 15.0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to V_S and COM and are applicable to the respective outputs HO and LO.)

Symbol	Characteristics	Test Condition	Min	Typ	Max	Unit
V_{CCUV+} V_{BSUV+}	V_{CC} and V_{BS} Supply Under-voltage Positive Going Threshold		8.2	9.2	10.0	V
V_{CCUV-} V_{BSUV-}	V_{CC} and V_{BS} Supply Under-voltage Negative Going Threshold		7.6	8.7	9.6	
V_{CCUVH} V_{BSUVH}	V_{CC} Supply Under-voltage Lockout Hysteresis		–	0.6	–	
I_{LK}	Offset Supply Leakage Current	$V_B = V_S = 200\text{ V}$	–	–	50	μA
I_{QBS}	Quiescent V_{BS} Supply Current	$V_{IN} = 0\text{ V}$ or 5 V	–	45	120	
I_{QCC}	Quiescent V_{CC} Supply Current	$V_{IN} = 0\text{ V}$ or 5 V	–	70	180	
I_{PBS}	Operating V_{BS} Supply Current	$f_{IN} = 20\text{ kHz}$, rms value	–	–	600	μA
I_{PCC}	Operating V_{CC} Supply Current	$f_{IN} = 20\text{ kHz}$, rms value	–	–	600	
V_{IH}	Logic “1” Input Voltage		2.9	–	–	V
V_{IL}	Logic “0” Input Voltage		–	–	0.8	
V_{OH}	High-level Output Voltage, $V_{BIAS}-V_O$	$I_O = 20\text{ mA}$	–	–	1.0	
V_{OL}	Low-level Output Voltage, V_O		–	–	0.6	
I_{IN+}	Logic “1” Input Bias Current	$V_{IN} = 5\text{ V}$	–	10	20	μA
I_{IN-}	Logic “0” Input Bias Current	$V_{IN} = 0\text{ V}$	–	1.0	2.0	
I_{O+}	Output High Short-circuit Pulsed Current	$V_O = 0\text{ V}$, $V_{IN} = 5\text{ V}$ with $PW < 10\text{ }\mu\text{s}$	250	350	–	mA
I_{O-}	Output Low Short-circuit Pulsed Current	$V_O = 15\text{ V}$, $V_{IN} = 0\text{ V}$ with $PW < 10\text{ }\mu\text{s}$	500	650	–	
V_S	Allowable Negative V_S Pin Voltage for HIN Signal Propagation to HO		–	–9.8	–7.0	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

DYNAMIC ELECTRICAL CHARACTERISTICS ($V_{BIAS}(V_{CC}, V_{BS}) = 15.0\text{ V}$, $V_S = \text{COM}$, $C_L = 1000\text{ pF}$ and, $T_A = 25^\circ\text{C}$, unless otherwise specified.)

Symbol	Characteristics	Test Condition	Min	Typ	Max	Unit
t_{on}	Turn-on Propagation Delay	$V_S = 0\text{ V}$	100	170	300	ns
t_{off}	Turn-off Propagation Delay	$V_S = 0\text{ V}$ or 200 V (Note 4)	100	200	300	ns
t_r	Turn-on Rise Time		20	60	140	ns
t_f	Turn-off Fall Time		–	30	80	ns
MT	Delay Matching, HS & LS Turn-on/off		–	–	50	ns

4. This parameter guaranteed by design.

TYPICAL CHARACTERISTICS




Figure 4. Turn-On Propagation Delay vs. Supply Voltage




Figure 5. Turn-On Propagation Delay vs. Temperature




Figure 6. Turn-Off Propagation Delay vs. Supply Voltage




Figure 7. Turn-Off Propagation Delay vs. Temperature




Figure 8. Turn-On Rising Time vs. Supply Voltage




Figure 9. Turn-On Rising Time vs. Temperature

TYPICAL CHARACTERISTICS (CONTINUED)




Figure 10. Turn-Off Falling Time vs. Supply Voltage




Figure 11. Turn-Off Falling Time vs. Temperature




Figure 12. Output Sourcing Current vs. Supply Voltage




Figure 13. Output Sourcing Current vs. Temperature




Figure 14. Output Sinking Current vs. Supply Voltage




Figure 15. Output Sinking Current vs. Temperature

TYPICAL CHARACTERISTICS (CONTINUED)




Figure 16. Allowable Negative Vs Voltage for Signal Propagation to High Side vs. Supply Voltage




Figure 17. Allowable Negative Vs Voltage for Signal Propagation to High Side vs. Temperature




Figure 18. I_{QCC} vs. Supply Voltage




Figure 19. I_{QCC} vs. Temperature




Figure 20. I_{QBS} vs. Supply Voltage




Figure 21. I_{QBS} vs. Temperature

TYPICAL CHARACTERISTICS (CONTINUED)




Figure 22. High-Level Output Voltage vs. Supply Voltage




Figure 23. High-Level Output Voltage vs. Temperature




Figure 24. Low-Level Output Voltage vs. Supply Voltage




Figure 25. Low-Level Output Voltage vs. Temperature




Figure 26. Input Bias Current vs. Supply Voltage




Figure 27. Input Bias Current vs. Temperature

TYPICAL CHARACTERISTICS (CONTINUED)




Figure 28. V_{CC} UVLO Threshold Voltage vs. Temperature




Figure 29. V_{BS} UVLO Threshold Voltage vs. Temperature




Figure 30. V_B to COM Leakage Current vs. Temperature




Figure 31. Input Logic Threshold Voltage vs. Temperature

TYPICAL CHARACTERISTICS (CONTINUED)




Figure 32. Switching Time Test Circuit




Figure 33. Input / Output Timing Diagram




Figure 34. Switching Time Waveform Definition




Figure 35. Delay Matching Waveform Definition






ORDERING INFORMATION

Part Number	Package	Operating Temperature Range	Shipping*
FAN7842MX-HX	SOIC8 (8-SOP) (Pb-Free, Halide Free)	-40. C~125. C	3000 / Tape & Reel

*For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

5. These devices passed wave soldering test by JESD22A-111.

SOIC8



NOTES: UNLESS OTHERWISE SPECIFIED

- A. THIS PACKAGE CONFORMS TO JEDEC MS-012 VARIATION A EXCEPT WHERE NOTED.
- B. ALL DIMENSIONS ARE IN MILLIMETERS
- C. OUT OF JEDEC STANDARD VALUE
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- E. LAND PATTERN AS PER IPC SOIC127P600X175-8M

Part Number	Package
FAN7842MX-HX	SOIC8