MSKSEMI 美森科













ESD

15

TSS

MOV

GDT

PLED

NTGS4141NT1G-MS

Product specification





Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.


Features

- 30V, RDS(ON) = $18m\Omega$ @VGS = 1 0V
- Improved dv/dt capability
- Fast switching
- Green Device Available

Application

- MB / VGA / Vcore
- Load Switch
- Hand-Held Instrument

Reference News



Absolute Maximum Ratings Tc=25℃ unless otherwise noted

Symbol	Parameter	Rating	Units
Vos	Drain-Source Voltage	30	V
Vgs	Gate-Source Voltage	±20	V
	Drain Current - Continuous (Tc=25℃)	6.0	Α
l D	Drain Current - Continuous (Tc=100°C)	4.2	Α
Ірм	Drain Current - Pulsed ¹	24	Α
Po	Power Dissipation (Tc=25℃)	1.4	W
PD	Power Dissipation - Derate above 25℃	0.012	W/℃
Тѕтс	Storage Temperature Range	-55 to 150	$^{\circ}$
TJ	Operating Junction Temperature Range	-55 to 150	$^{\circ}$

Thermal Characteristics

Symbol	Parameter	Тур.	Max.	Unit
Rеja	Thermal Resistance Junction to ambient		80	°C/W



Electrical Characteristics (T」=25 °C, unless otherwise noted)

Off Characteristics

Symbol	Parameter Conditions		Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	Vgs=0V , Ip=250uA	30			V
△BVpss/△TJ	BV _{DSS} Temperature Coefficient	Reference to 25℃,I _D =1mA		0.04		V/℃
1	Drain-Source Leakage Current	V _{DS} =30V , V _{GS} =0V , T _J =25℃			1	uA
loss	Drain-Source Leakage Current	V _{DS} =24V , V _{GS} =0V , T _J =125℃			10	uA
lgss	Gate-Source Leakage Current	Vgs=±20V, Vps=0V			±100	nA

On Characteristics

Rds(on)	Static Drain-Source On-Resistance ³	Vgs=10V , ID=5.5A		18	25	mΩ
T CDS(ON)	otatio Brain-oodice On-resistance	V _G S=4.5V , I _D =4A		27	40	mΩ
V _{GS(th)}	Gate Threshold Voltage	\/\/	1.0	1.6	2.5	V
$\triangle V$ GS(th)	V _{GS(th)} Temperature Coefficient	Vgs=Vps , In =250uA		-4		mV/℃

Dynamic and switching Characteristics

	ia ciritorini g ciraractorictico				
Qg	Total Gate Charge ^{3,4}		 4.1		
Qgs	Gate-Source Charge ^{3,4}	V _{DS} =15V , V _{GS} =4.5V , I _D =6A	 1		nC
Qgd	Gate-Drain Charge ^{3,4}		 2.1	-	
Td(on)	Turn-On Delay Time ^{3,4}		 2.8		
Tr	Rise Time ^{3,4}	V _{DD} =15V , V _{GS} =10V ,	 7.2		
T _{d(off)}	Turn-Off Delay Time ^{3, 4}	Rg=6Ω ID=1A	 15.8		ns
Tf	Fall Time ^{3 , 4}		 4.6		
Ciss	Input Capacitance		 345	I	
Coss	Output Capacitance	V _{DS} =25V , V _{GS} =0V , F=1MHz	 55	I	pF
Crss	Reverse Transfer Capacitance		 32	-	

Drain-Source Diode Characteristics and Maximum Ratings

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
ls	Continuous Source Current	V _G =V _D =0V , Force Current			6.0	Α
lsм	Pulsed Source Current ³	Vo VB OV , I oldo dallolik			12	Α
VsD	Diode Forward Voltage ³	V _G s=0V , I _S =1A , T _J =25℃			1.2	V

Note:

- 1. Repetitive Rating: Pulsed width limited by maximum junction temperature.
- 2. VDD=25V,VGs=10V,L=1mH,IAs=8A.,RG=25 Ω , Starting TJ=25°C.
- 3. The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%.
- 4. Essentially independent of operating temperature.






Fig.1 Continuous Drain Current vs. Tc




Fig.3 Normalized V_{th} vs. T_J




Fig.5 On Region Characteristics




Fig.2 Normalized RDSON vs. T.




Fig.4 Gate Charge Waveform




Fig.6 Maximum Safe Operation Area




Fig.7 Normalized Transient Response






Fig.8 Switching Time Waveform




TSOP-6 Package Outline Dimensions





Symbol	Dimensions In Millimeters		Dimension	s In Inches
Symbol	Min.	Max.	Min.	Max.
Α	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
С	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E1	1.500	1.700	0.059	0.067
Е	2.650	2.950	0.104	0.116
е	0.950(BSC)	0.037	(BSC)
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

TSOP-6 Suggested Pad Layout



Note:

- 1.Controlling dimension:in millimeters.
- 2.General tolerance:± 0.05mm.
- 3. The pad layout is for reference purposes only.

REEL SPECIFICATION

P/N	PKG	QTY
NTGS4141NT1G-MS	TSOP-6	3000



Attention

- Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.
- MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MSKSEMI Semiconductor products described or contained herein.
- Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer'sproducts or equipment.
- MSKSEMI Semiconductor. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with someprobability. It is possiblethat these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits anderror prevention circuitsfor safedesign, redundant design, and structural design.
- In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from theauthorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. Whendesigning equipment, refer to the "Delivery Specification" for the MSKSEMI Semiconductor productthat you intend to use.