

Low Noise Amplifier for LTE High Band

FEATURES

- Operating frequency 2300MHz to 2690MHz
- Noise figure(NF) =1.1dB
- High power gain =15.5dB
- In band IIP3=+5.1dBm
- Input 1dB compression point=-4dBm
- Supply voltage: 1.5V to 3.1V
- Supply current 7.5mA
- Input and output DC decoupled
- Requires only one input matching inductor
- Integrated matching for the output
- FCDFN 1.1mmX0.7mmX0.37mm -6L package
- 2kV HBM ESD protection (including RFIN and RFOUT pin)

APPLICATIONS

- Cell phones
- **Tablets**
- Other RF front-end modules

GENERAL DESCRIPTION

The AW5008H1 is a Low Noise Amplifier designed for LTE receiver applications. The AW5008H1 requires only one external input matching inductor, reduces assembly complexity and the PCB area, enabling a cost-effective solution.

The AW5008H1 achieves low noise figure, high linearity, high gain, over a wide range of supply voltages from 1.5V up to 3.1V. All these features make AW5008H1 an excellent choice for LTE LNA as it improves sensitivity with low noise figure and high gain, provides better immunity against jammer signals with high linearity, reduces filtering requirement of preceding stage and hence reduces the overall cost.

The AW5008H1 is available in a small lead-free, RoHS-Compliant, FCDFN 1.1mmX0.7mmX0.37 mm -6L package.

TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit of AW5008H1

All trademarks are the property of their respective owners.



PIN CONFIGURATION AND TOP MARK




Figure 2 Pin Configuration and Top Mark

PIN DEFINITION

No.	NAME	DESCRIPTION
1	GND	Ground.
2	VCC	Supply connection.
3	RFOUT	RF output
4	GND	Ground
5	RFIN	RF input
6	EN	EN (high level) supports 1.8V/2.8V IO with internal 150Kohm pull-down resistor.



FUNCTIONAL BLOCK DIAGRAM





Figure 3 Functional Block Diagram

ORDERING INFORMATION

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW5008H1FDR	-40℃~85℃	FCDFN 1.1mmX 0.7mm -6L	Н	MSL1	ROHS+HF	3000 units/Tape & Reel





ABSOLUTE MAXIMUM RATINGS¹¹

PARAMETERS	RANGE		
Supply voltage VCC	-0.3V to 3.6V		
EN pin voltage	-0.3V to 3.6V		
Supply maximum current ICC	30mA		
RF input power Pin	10dBm		
Maximum Junction temperature T _{JMAX}	150°C		
Storage temperature T _{STG}	-65°C to 150°C		
Operating free-air temperature range	-40°C to 85°C		
Lead temperature (Soldering 10 Seconds)	260℃		
ESD ^[2]			
НВМ	±2kV		
CDM	±1kV		
Latch-up			
Otan dand, JEDEO OTANDADO NO 700 NOVEMBED 0044	+IT: +200mA		
Standard: JEDEC STANDARD NO.78D NOVEMBER 2011	-IT: -200mA		

^[1] Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

^[2] The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. Test method: MIL-STD-883J Method 3015.9. The CDM test method: JEDEC EIA/JESD22-C101F.



ELECTRICAL CHARACTERISTICS

TA=+25°C , V_{CC} =2.8V, EN=2.8V, frequency=2300MHz to 2690MHz. Input matched to 50 Ω using a 4.3nH^[3] inductor in series. (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units	
DC Electr	ical Characteristic		4				
VCC	Supply Voltage		1.5	-	3.1	V	
	Digital Input-Logic High		0.8			V	
VEN	Digital Input-Logic Low				0.45	V	
Gain Mod	e						
ICC	Supply Current			8.5		mA	
		f=2350MHz [4]		15.5			
Gp	Power Gain	f=2500MHz		14.5		dB	
		f=2655MHz [5]		13.0			
	Level Determine	f=2350MHz [4]		-7		-ID	
RLin	Input Return Loss	f=2655MHz [5]		-6		dB	
RLout		f=2350MHz [4]		-6.5			
	Output Return Loss	f=2655MHz [5]		-5		dB	
		f=2350MHz [4]		-25			
ISL	Reverse Isolation	f=2655MHz [5]		-25		dB	
		f=2350MHz [4][6]		1.1			
NF	Noise Figure	f=2655MHz [5][6]		1.3		dB	
IP1dB	In-band input	f=2350MHz [4]		-6.5			
	1dB-compression point	f=2655MHz [5]		-4		dBm	
IIP3ib	In-band input	f=2350MHz [4]		3.1			
	3 rd -order intercept point	f=2655MHz [5]		5.1		dBm	
ton	turn-on time	time from V _{EN} ON to 90% of the gain		2		μs	
toff	turn-off time	time from V _{EN} OFF to 10% of the gain		1		μs	

^[3] High quality-factor 4.3nH inductor.

^[4] E-UTRA operating band40(2300MHz to 2400MHz) , input power is -25dBm. [5] E-UTRA operating band 7(2620MHz to 2690MHz) , input power is -25dBm.

^[6] PCB losses are subtracted.

Jan 2019 V1.1

TA=+25°C , V_{CC}=1.8V, EN=1.8V, frequency=2300MHz to 2690MHz. Input matched to 50Ω using a $4.3nH^{[3]}$ inductor in series. (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units	
DC Electr	ical Characteristic						
VCC	Supply Voltage		1.5	-	3.1	V	
	Digital Input-Logic High		0.8			V	
VEN	Digital Input-Logic Low				0.45	V	
Gain Mod	e		*				
ICC	Supply Current			7.5		mA	
		f=2350MHz [4	1	15.1			
Gp	Power Gain	f=2500MHz		14.1		dB	
		f=2655MHz [5	l	12.7			
	Input Return Loss	f=2350MHz [4	1	-7.2		dB	
RLin		f=2655MHz]	-6.2		uБ	
RLout		f=2350MHz [4]	-6.5			
	Output Return Loss	f=2655MHz [5]	-6		dB	
		f=2350MHz [4]	-25		dB	
ISL	Reverse Isolation	f=2655MHz [5]	-25			
		f=2350MHz [4][6	5]	1.15			
NF	Noise Figure	f=2655MHz [5][6	5]	1.35		dB	
IP1dB	In-band input	f=2350 <mark>M</mark> Hz [4]	-6.9			
	1dB-compression point	f=2655MHz [5]		-4		dBm	
IIP3ib	In-band input f=2350MHz [4]	2.7			
	3 rd -order intercept point	f=2655MHz [5]		5.1		dBm	
ton	turn-on time	time from V _{EN} ON to 90% of the gain		2		μs	
toff	turn-off time	time from V _{EN} OFF to 10% of the gain		1		μs	

^[3] High quality-factor 4.3nH inductor.

^[4] E-UTRA operating band40(2300MHz to 2400MHz), input power is -25dBm.

^[5] E-UTRA operating band 7(2620MHz to 2690MHz), input power is -25dBm.

^[6] PCB losses are subtracted.



AW5008H1 APPLICATION BOARD




Figure 4 AW5008H1 EVB



MEASUREMENT DIAGRAM

Test DC Characteristics(Current & Power Consumption)




Figure 5 AW5008H1 DC Test Diagram

Test S-Parameter




Figure 6 AW5008H1 S-parameter Measurement Diagram



Test Noise Figure




Figure 7 AW5008H1 Noise Figure Measurement Diagram

Test IIP3




Figure 8 AW5008H1 IIP3 Measurement Diagram



APPLICATION INFORMATION

Choice of components

- 1. The AW5008H1 requires only one external inductor for input matching. If the device/phone manufacturers implement very good power supply filtering on their boards, the bypass capacitor mentioned in this application circuit may be optional. With the power supply decoupling capacitor, better performance would be received, like a little higher gain, etc. The value is optimized for the key performance, such as higher power gain, lower noise figure, and better return loss. Typical value of inductor is 4.3nH with high quality factor, and capacitor is 1nF. The typical application circuit can refer to Figure1.
- 2. The output of AW5008H1 is internally matched to 50 ohm and a DC blocking capacitor is integrated on-chip, thus no external component is required at the output.
- 3. The AW5008H1 should be placed close to the diversity antenna with the input-matching inductor. Use 50 ohm micro-strip lines to connect RF INPUT and RF OUTPUT. Bypass capacitor need be located close to the device. For long V_{CC} lines, it may be necessary to add more decoupling capacitors. Proper grounding of the GND pins is very important.

Following tables show recommended inductor and capacitor values.

Inductor Selection Table


Part	Typical(nH)	Q(min)	Frequency(MHz)	MFR	Size
LQW15A	4.3	25	250	Murata	0402

Capacitor Selection Table

Part	Typical(pF)	Voltage(V)	MFR	Size
GRM155	1000	50	Murata	0402



PACKAGE DESCRIPTION




Unit : mm

Figure 9 Package Outline



LAND PATTERN







Figure 10 **Land Pattern**

Jan 2019 V1.1

TAPE & REEL DESCRIPTION




TAPE DIMENSIONS K0+

- A0: Dimension designed to accommodate the component width B0: Dimension designed to accommodate the component length K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D0: Reel width

Cavity

D1: Reel diameter

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal

D1	D0	A0	B0	K0	P0	P1	P2	W	Pin1
(mm)	Quadrant								
178	8.4	0.8	1.2	0.55	2	2	4	8	

Figure 11 **Tape & Reel Description**



AW5008H1FDR Jan 2019 V1.1

REVISION HISTORY

Version	Date	Change Record
V1.0	Sept 2018	Officially Released
V1.1	Jan 2019	Update FCDFN

DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.