

# Low EMI 15W Stereo Class D Audio Amplifier

### **General Description**

The VA2221L is a cost-effective filter-less Class D stereo audio power amplifier that operates in wide range of various power supplies. VA2221L provide four selectable gain settings (20dB, 26dB, ,32dB, 36dB). VA2221L can output 9.3W per channel into  $8\Omega$  load with lower supply current and fewer external components for driving bridged-tied stereo speaker directly with excellent EMI performance. With the function of power limit, the speakers could be operated safely and the input signal would be also normalized.

VA2221L operates with high efficiency energy conversion up to 88% (8 $\Omega$  Load) so that the external heat sink can be eliminated while playing music.

VA2221L also integrates Anti-Pop, Output Short & Over-Heat Protection Circuitry to ensure device reliability. This device also provides the DC detect and **Applications** protection scheme to prevent the damage of speaker voice coils.

The VA2221L is available in small TSSOP-28 green package with exposed pad.

#### **Features**


- Operation Voltage from 6V to 26V
- **Excellent EMI Performance**
- Maximum 88% Efficiency with an 8Ω Speaker
- Stereo Mode:

 $10W@8\Omega$  Load at 13V / 10% THD+N  $12W@8\Omega$  Load at 18V / 1% THD+N

- 4 Selectable Gain Settings
- Scalable Power Limit Function
- Speaker DC Detection and Protection
- Parallel BTL Speaker Driving Connection
- Thermal Protection with Auto-Recovery
- Speaker Protection Circuitry
- Short Circuit and Thermal Protection
- RoHS 2.0 compliant TSSOP-28 Green Package with Exposed Pad

- LCD TV
- Multimedia Speakers
- Sound Bar


# **Typical Application**



1



# **Functional Block Diagram**





# **Pin Assignments And Descriptions**

| TSSOP-28 EP<br>Top View  |   |   |  |  |
|--|---|---|--|--|
| LINP LINN LINN CAINN CAI | 1 1 2 2 3 4 4 5 5 6 6 7 7 8 8 9 9 10 11 12 12 13 14 | 28 PVDDL 27 PVDDL 26 BSPL 25 LOUTP 24 PVSSL 23 LOUTN 22 BSNL 21 BSNR 20 ROUTN 19 PVSSR 18 ROUTP 17 BSPR 16 PVDDR 15 PVDDR |  |  |

| Pin No.    | Pin     | I/O/P | Function Description  |
|------------|---------|-------|---|
| 1 111 140. | 1 111   | 1/0/1 | Shutdown control terminal. Low active. TTL Logic levels with compli-  |
| 1          | SD_B    | I     | ance to AVDD.   |
|            |         |       | Protection Flag Indicator (Open Drain). Connecting FAULT_B and SD_B   |
| 2          | FAULT_B | 0     | can be set to auto-recovery. Otherwise need to reset by cycling AVDD. |
| 3          | LINP    | I     | Left channel positive audio signal input.                             |
| 4          | LINN    | I     | Left channel negative audio signal input.                             |
| 5          | GAIN0   | I     | Gain selection least significant bit.                                 |
| 6          | GAIN1   | I     | Gain selection most significant bit.                                  |
| 7          | AVDD    | Р     | Analog Power Supply.  |
| 8          | AGND    | Р     | Analog Ground.  |
| 9          | VREG    | 0     | Regulated Voltage. Nominal voltage is 5.5V.                           |
| 10         | PLIMIT  | ,     | Power Limit Level Adjust. Connect a resistor divider from VREG to GND |
| 10         | PLIMIT  | I     | to set power limit. Connect to VREG directly for no power limit.      |
| 11         | RINN    | I     | Right channel negative audio signal input.                            |
| 12         | RINP    |       | Right channel positive audio signal input.                            |
| 13         | NC      | -     | No internal connection.   |
| 14         | PBTL    | 1     | Parallel BTL mode switch.   |
| 15,16      | PVDDR   | Р     | Right channel power supply.   |
| 17         | BSPR    |       | Bootstrap I/O for right channel positive high-side switch.            |
| 18         | ROUTP   | 0     | Right channel positive output.  |
| 19         | PVSSR   | Р     | Right channel power ground.   |
| 20         | ROUTN   | 0     | Right channel negative output.  |
| 21         | BSNR    | I     | Bootstrap I/O for right channel negative high-side switch.            |
| 22         | BSNL    | I     | Bootstrap I/O for left channel negative high-side switch.             |
| 23         | LOUTN   | 0     | Left channel negative output.   |
| 24         | PVSSL   | Р     | Left channel power ground.  |
| 25         | LOUTP   | 0     | Left channel positive output.   |
| 26         | BSPL    | 0     | Bootstrap I/O for left channel positive high-side switch.             |
| 27,28      | PVDDL   | Р     | Left channel power supply.  |
|            |         |       |   |



# **Absolutely Maximum Ratings**

Over operating free-air temperature range, unless otherwise specified (\* 1)

| Symbol                                      | Parameter                                 | Limit   | Unit |
|---|---|---|------|
| V <sub>DD</sub> (PVDDR, PVDDL, AVDD)        | Supply voltage                            | -0.3 to 30  | V    |
| V <sub>I</sub> (GAINx, PBTL, SD_B, FAULT_B) | Input voltage                             | -0.3 to V <sub>DD</sub> +0.3  | ٧    |
| V <sub>I</sub> (PLIMIT)                     | Input voltage                             | -0.3 to V <sub>REG</sub> +0.3   | V    |
| V <sub>I</sub> (LINN, RINN, LINP, RINP)     | Input voltage                             | -0.3 to 6.5   | V    |
| T <sub>A</sub>                              | Operating free-air temperature range      | -40 ~ +85   | °C   |
| T <sub>J</sub>                              | Operating junction temperature range(* 2) | -40 to +150   | °C   |
| T <sub>STG</sub>                            | Storage temperature range                 | -65 to 150  | °C   |
| R <sub>(LOAD)</sub>                         | Minimum load resistance                   | 8 (BTL mode V <sub>DD</sub> >15V) 4 (BTL mode V <sub>DD</sub> ≤15V) (Heatsink Required) 4(PBTL mode ≥12V) (Heatsink Required) | Ω    |
| $\theta_{	extsf{JC}}$                       | Thermal Resistance (Junction to Case)     | 8   | °C/W |
| $\theta_{JA}$                               | Thermal Resistance (Junction to Air)      | 45  | °C/W |
| Electrostatic discharge                     | Human body model                          | ±2  | kV   |
| Electrostatic discharge                     | Machine model                             | ±200  | V    |

<sup>(\*1):</sup> Stress beyond those listed at "absolute maximum rating" table may cause permanent damage to the device. These are stress rating ONLY. For

# **Recommended Operating Conditions**

Over operating free-air temperature range, unless otherwise specified.

| Symbol          | Parameter                                      | Test Condition                                | Specif | Unit |      |
|-----------------|--|---|--------|------|------|
| Зуппоот         | raiailletei                                    | rest Condition                                | Min    | Max  | Omic |
| $V_{DD}$        | Supply voltage                                 | PVDDL, PVDDR, AVDD                            | 6      | 26   | V    |
| V <sub>IH</sub> | High level input voltage (GAINx, PBTL, SD_B)   | $V_{DD} = 24V$                                | 2      |      | ٧    |
| V <sub>IL</sub> | Low level input voltage<br>(GAINx, PBTL, SD_B) | V <sub>DD</sub> =24V                          |        | 0.8  | ٧    |
| V <sub>OL</sub> | Low level output voltage<br>(FAULT_B)          | $V_{DD}$ =24V, $R_{PULL-HIGH}$ =100K $\Omega$ |        | 0.8  | ٧    |
| T <sub>A</sub>  | Operating free-air temperature                 |   | -40    | 85   | °C   |



# **Electrical Characteristics**

 $T_{A}=25^{\circ}\!C,\,V_{DD}=12V,\,R_{L}{=}8\Omega,\,GAIN{=}26dB,\,unless$  otherwise noted.

| Symbol              | Parameter                                       | Test Condition                               |     | Specification |          |      | Unit  |
|---------------------|---|--|-----|---------------|----------|------|-------|
| Syllibol            | raiailletei                                     |  |     | Min           | Typ. Max |      |       |
| V <sub>os</sub>     | Output offset voltage (measured differentially) | $V_i$ =0 $V$                                 |     |               | 1.5      | 15   | mV    |
| I <sub>Q</sub>      | Quiescent current                               | SD_B=2V, No load                             |     |               | 30       | 50   | mA    |
| I <sub>SD</sub>     | Shutdown current                                | SD_B=0.8V, No load                           | 4   |               | 300      | 500  | μΑ    |
| t <sub>on</sub>     | Shutdown turn-on time                           | SD_B=2V                                      |     |               | 20       |      | ms    |
| t <sub>OFF</sub>    | Shutdown turn-off time                          | SD_B=0.8V                                    |     |               | 2        |      | μs    |
| f <sub>osc</sub>    | Internal assillation fraguency Mono             |  |     | 250           |          | kHz  |       |
| losc                | Internal oscillation frequency                  | Stereo                                       |     |               | 300      |      | КПZ   |
| Α                   | Amplifier gain                                  | GAIN1=2V, GAIN0=0.                           | 4V  |               | 26       |      | dB    |
|                     | Ampimer gam                                     | GAIN1=2V, GAIN0=2                            | V   |               | 36       |      | ub    |
| D                   | Drain-Source ON resistance <sup>1</sup>         | V <sub>DD</sub> =12V, High S                 | ide |               | 240      |      | mΩ    |
| $R_{DS(ON)}$        | Drain-source On resistance                      | I <sub>OUT</sub> =500mA Low S                | ide |               | 240      |      | 11122 |
| $V_{REG}$           | Regulator output                                | $I_{VREG} = 100 \mu A, V_{DD} = 6 \sim 26 V$ |     | 5.55          | 5.75     | 5.95 | V     |
| t <sub>DC-DET</sub> | DC detect time                                  |  |     |               | 450      |      | ms    |

<sup>(1)</sup> Design center value.



# **Operating Characteristics**

 $V_{DD}{=}12V,\,A_V{=}26dB,\,T_A=25^{\circ}\!C$  unless otherwise noted.

| Symbol           | Parameter                                 | Test Condition   |                                   | Sp  | ecificati | on  | Unit                 |
|------------------|---|--|-----------------------------------|-----|-----------|-----|----------------------|
| Зуппоот          | raiailletei                               |  |                                   | Min | Тур.      | Max | Oilit                |
| D                | Output nower                              | THD+N=10%, f=1kHz, $R_L$ =8 $\Omega$                               | $V_{DD} = 18V^{1}$ $V_{DD} = 12V$ |     | 15<br>8.5 |     | W                    |
| Po               | Output power                              | THD+N=1%, f=1kHz, $R_L$ =8 $\Omega$                                | $V_{DD} = 18V^{1}$ $V_{DD} = 12V$ |     | 12<br>7   |     | W                    |
| THD+N            | Total harmonic dis-<br>tortion plus noise | $V_{DD} = 15V$ , $P_{O} = 7$ W, $R_{L} = 8$                        | Ω, f=1kHz                         |     | 0.17      |     | %                    |
| V <sub>OS</sub>  | Offset voltage                            |  |                                   |     | 20        |     | mV                   |
| K <sub>SVR</sub> | Supply ripple rejec-<br>tion ration       | Input AC-Grounded, $C_i=1 \mu F$ , $f=1 kHz$                       |                                   |     | 68        |     | dB                   |
| SNR              | Signal-to-Noise ratio                     |  |                                   |     | 96        |     | dB                   |
| V <sub>n</sub>   | Output voltage noise                      | $C_i=1\mu F$ , $f=20Hz$ to $20kHz$ , A-weighted, Input AC-Grounded |                                   |     | 160       |     | $\mu V_{\text{RMS}}$ |
| CMRR             | Common mode re-<br>jection ratio          | $V_{DD} = 12V, V_{IC} = 1V_{PP}$ $f = 120Hz$                       |                                   |     | 66        |     | dB                   |
| Zı               | Input impedance                           |  |                                   |     | 60        |     | kΩ                   |
| Crosstalk        | Channel separation                        | V <sub>0</sub> =1W, f=1kHz   |                                   |     | 96        |     | dB                   |

<sup>(1)</sup> Heat-sink is required.



# **Functional Descriptions**

#### **Gain Settings**

The gain of the VA2221L can be set by GAIN pin. The gain ratios listed in Table 1 are implemented by changing the taps on the feedback resistors in the preamplifier stage.

The input resistance is depended on the gain setting. Since the gain setting is determined by the ratio of the internal feedback resistive network, the variation of the gain is small. But the absolute value of the input resistance may shift by  $\pm 20\%$  at the same gain. In actual design cases, 80% of nominal value should be assumed as the input resistance of VA2221L in the input network of whole amplifier.

Table 1. Gain Setting

| Gain | Gain<br>Ratio | Resistance | Range        |
|------|---------------|------------|--------------|
| 1    | 36dB          | 9kΩ        | 7.2kΩ~10.8kΩ |
| 0    | 26dB          | 30kΩ       | 24kΩ~36kΩ    |

#### **Amplifier Input Impedance**




Figure 1. Cut-off point of high-pass filter

In most cases, no extra resistor needs to be added on the input of VA2221L . The actual input resistor is already determined while selecting the gain. If a single capacitor is used in the input high-pass filter, the cut-off frequency fo may vary with the

change of gain setting. The -3dB point of the cutoff frequency can be calculated by the following equation,

$$\mbox{fo} = \frac{1}{2\pi \times R_{_{\rm I}} \times C_{_{\rm I}}} \begin{tabular}{l} \mbox{(Hz)} & \mbox{Equation (2)} \\ \mbox{the R}_{_{\rm I}} \mbox{values is given} \\ \mbox{in Table 1.} \end{tabular}$$

#### Shutdown Operation

The VA2221L employs a state of shutdown mode to reduce supply current to the absolute minimum level during periods of nonuse for power conservation. This terminal should be held high during normal operation when the amplifier is in normal operating. Pulling low causes the output drivers shutdown and the amplifier to enter a low-current state. Do not leave it unconnected, because there is no weakly pulling resistor inside the amplifier.

Remember that to place the amplifier in the shutdown state prior to removing the power supply voltage so that power-off pop noise can be eliminated.

#### VREG Supply

The  $V_{REG}$  Supply is used to bias the gates of the output full-bridge upper half MOSFETs. It could be used to supply the PLIMIT pin and related voltage divider circuit. Add at least  $1\,\mu F$  capacitor to ground at this pin.

#### **Speaker Protection**

Due to the nature of Class D amplifiers, the speakers may have DC current if the audio inputs get DC voltage in any case. An output DC fault will shut down the audio amplifier and change the state of output into high impedance and the amplifier



### **Functional Descriptions (cont.)**

will be auto recovery again.

To resolve the case of DC input, it is good to treat it as very low frequency sine wave much lower than audio band such as 2Hz. Based on this criteria, a DC detect fault shall be issued when the output differential duty-cycle of either channel exceeds 14% for more than 500ms at the same polarity. This feature protects the speakers away from large currents.

The minimum differential input DC voltages required to trigger the DC detection fault are listed in Table 2.

Table 2. DC detect fault threshold

| A <sub>V</sub> (dB) | V <sub>IN</sub> (mV, Differential) |
|---------------------|------------------------------------|
| 36                  | 17                                 |
| 26                  | 56                                 |

To resume the normal operation, it is necessary to power off the amplifier and then power on, cycling SD\_B can not resume normal operation.

#### Parallel BTL Mode for Mono Operation

VA2221L offers the feature of Stereo operation with two outputs of each channel connected directly. If the LINP and LINN pin (pin 3 and pin 4) is tied Low, the positive and negative outputs of each channel (left and right) are synchronized and in phase. To operate in this mono mode, apply the input signal to the RIGHT input and place the speaker between the LEFT and RIGHT outputs. Connect the positive and negative output together for best efficiency. Parallel BTL mode can increase more output power compare to the stereo mode single channel's output power.

#### **Short Circuit Protection**

VA2221L has protection from over-current conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the FAULT\_B pin as a low state. The amplifier outputs are switched to a high impedance state when the short circuit protection latch is engaged. The latch can be cleared by cycling the SD\_B pin through the low state.

Connect FAULT\_B to SD\_B pin, the over current protection will be auto recovery.

#### **Thermal Protection**

Thermal protection on the VA2221L prevents damage to the device when the internal die temperature exceeds  $150^{\circ}$ C. There is a  $\pm 30^{\circ}$ C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by  $50^{\circ}$ C. VA2221L will be back to normal operation at this point with no external system interaction.

Thermal protection fault will not be reported on the FAULT B terminal.

#### **Power Limit Operation**

The voltage at PLIMIT terminal (pin 10) can be used to limit the power to levels below that which is possible based on the supply rail. Add a resistor divider from VREG to ground to set the voltage at the PLIMIT terminal. An external reference may also be used if precise limitation is required. Also add a  $1\,\mu\text{F}$  capacitor from this pin to ground.

The PLIMIT circuit sets a limit on the output peak-



### **Functional Descriptions (cont.)**

to-peak voltage. The limiting is done by limiting the duty cycle to fixed maximum value. This limit can be thought of as a "virtual" voltage rail which is lower than the supply connected to power rail. This "virtual" rail is 5 times the voltage at the PLIMIT pin. This output voltage can be used to calculate the maximum output power for a given maximum input voltage and speaker impedance.

$$V_{PLIMIT} = V_{VREG} \frac{10k\Omega}{10k\Omega + R_{LIMIT}}$$

In order to maintain the regulation of VREG pin well please apply higher resistor value such as  $10k\Omega$  on low side resistor but should not exceed  $50k\Omega$ .

$$P_{OUT} = \frac{\left(\left(\frac{R_L}{R_L + 2 \times R_S}\right) \times V_P\right)^2}{2 \times R_L}$$

$$V_P = 5$$

PLIMIT voltage if PLIMIT<5 x V<sub>P</sub>

$$P_{OUT}$$
 (with 10% THD) = 1.25 x  $P_{OUT}$ 

where  $R_S$  is the total series resistance including  $R_{DS}$  (ON) and any resistance in the output filter.  $R_L$  is the load resistance.  $V_P$  is the peak amplifier of the output possible within the supply rail.

Due to the VREG driving ability limitation, it is not recommended to use this pin to drive other circuits except PLIMIT resistor network. The recommended resistor network is shown on Figure 2.




Figure 2. PLIMIT Pin Voltage Divider Use the simple voltage divider to determine the voltage on PLIMIT pin from VREG pin by the following equation:



# **Application Information**

#### **Output Filter**

Many applications require a ferrite bead filter at least. The ferrite filter reduces EMI above 30MHz. When selecting a ferrite bead, choose one with high impedance at high frequencies, but low impedance at low frequencies, be aware of its maximum current limitation. The VA2221L has built-in adapted modulation scheme for better EMI performance.

Use an LC output filter if there are low frequency (<1 MHz) EMI sensitive circuits and there are long wires from the amplifier to the speaker.




Figure 3. Typical LC Output Filter, Speaker Impedance= $8\Omega$ 




Figure 4. Typical Ferrite Chip Bead Output Filter

Inductors used in LC filters must be selected carefully. A significant change in inductance at the peak output current of the VA2221L will cause increased distortion. The change of inductance at currents up

to the peak output current must be less than  $0.1\mu H$  per amp to avoid this. Also note that smaller inductors than  $33\mu H$  may cause an increase in distortion above what is shown in preceding graphs of THD versus frequency and output power. In all cases, avoid using inductors which value are less than  $22\mu H$ .

Like the selection of the inductor in LC filters, the capacitor must be selected carefully, too. A significant change in capacitance at the peak output voltage of the VA2221L will cause increased distortion. LC filter capacitors should be double of DC voltage ratings of the peak application voltage (the power supply voltage) at least. In general, it is strongly recommended using capacitors with good temperature performance like X5R series.

#### **Output Snubbers**

In Figure 4, the 330pF capacitors in series with  $10\Omega$  resistors connected with the outputs of the VA2221L are snubber circuits. They smooth switching transitions and reduce overshoot and ringing. With these networks, THD+N can be improved at lower power levels and EMC can be reduced  $2\sim4$  dB at middle frequencies. They increase quiescent current by  $3mA\sim11mA$  depending on supply voltage.




Figure 5. Output Snubber Circuits

#### **Low ESR Capacitors**

Low ESR capacitors are high recommended for this



### **Application Information (cont.)**

application. In general, a practical capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this unwanted resistor can eliminate the effects of the ideal capacitor. Place low ESR capacitors on supply circuitry can improve THD+N performance.

#### **Boot-Strap Capacitors**

The full H-bridge output stages use only MOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 0.22µF ceramic capacitor, rated for at least 25V, must be connected from each output to its corresponding boot-strap input. Specifically, one 0.22µF capacitor must be connected from OUTP to BSP, and one 0.22µF capacitor must be connected from OUTN to BSN.

The bootstrap capacitors connected between the BSP or BSN pins and corresponding output function as a floating power supply for the high side N-channel power MOSFET gate drive circuitry. During each high side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

#### **Decoupling Capacitors**

VA2221L requires appropriate power decoupling to minimize the output total harmonic distortion (THD) and improves EMC performance. Power supply decoupling also prevents intrinsic oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling can be achieved by using two different types of capacitors which target different types of noise on the power supply lines. For higher frequency spikes, or digital hash on the rail, a good low ESR ceramic capacitor, for example 0.1µF to 10µF, placed as close as possible to PVDDR and PVDDL pins works best. For filtering

lower frequency noise, a larger low ESR aluminum electrolytic capacitor of 470µF or greater placed near the audio power amplifier is suggested. The 470µF capacitor also serves as local storage capacitor for supplying current during heavy power output on the amplifier outputs. The PVDDR and PVDDL terminals provide the power to the output transistors, so a 470µF or larger capacitor should be placed by PVDDR and PVDDL terminals as near as possible. A 10µF ceramic capacitor on each PVDDR/PVDDL terminal is also recommended.

#### **PCB** Layout Guidelines

The VA2221L can be used with a small, inexpensive ferrite bead output filter for most applications. However, since the Class-D amplifier switching edges are fast, it is necessary to take care when planning the layout of the printed circuit board. The following guidelines will help to increase EMI/EMC compatibility.

- The high frequency decoupling capacitors should be placed as close to the PVDDL/ PVDDR and AVDD terminals as possible. Large (220µF or greater) bulk power supply decoupling capacitors should be placed near the VA2221L on the PVDDL and PVDDR supplies. Place high-frequency bypass capacitors (such as 1µF MLCC type) should be placed as close to the VREG pin as possible to increase stability. These capacitors can be connected to the thermal pad directly for an excellent ground connection. Consider adding some small, good quality low ESR ceramic capacitors between 1nF and 10nF and larger mid-frequency capacitors of value between 0.1µF and 1µF also of good quality to the PVDDL and PVDDR connections at each end of the chip.
- Keep the current loop from each of the out-



### **Application Information (cont.)**


puts through the ferrite bead and the small filter capacitor and back to PVSSL/PVSSR as small and tight as possible. The area of this current loop determines its effectiveness as an antenna.

- Grounding. The AVDD (pin 7) decoupling ca-3. pacitor should be grounded to analog ground (AGND). The PVDDL/PVDDR decoupling capacitors should connect to PVSSL/PVSSR. Analog ground and power ground should be connected at the thermal pad. The VA2221L is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents the oscillations being caused by long lead length between the amplifier and the speaker. The optimum decoupling is achieved by using two different types of capacitors that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1µF placed as close as possible to the device AVDD pin, ground connection or star ground for the VA2221L .
- 4. Output Filter. The ferrite EMI filter (Figure 4) should be placed as close to the output terminals as possible for the best EMI performance. The LC filter (Figure 3) should be placed close to the outputs. The capacitors used in both the ferrite and LC filters should be grounded to power ground.



# **Typical Characteristic**


#### **Test Setup Connection Diagram**



\* Connection diagram is for one-channel configuration.




# Typical Characteristic (cont.)





# Typical Characteristic (cont.)





# **Application Circuit**




Figure 5. VA2221L Stereo Reference Application with Ferrite Bead





Figure 6. VA2221L Mono Reference Application with Ferrite Bead



# **Package Information**


#### TSSOP-28






#### NOTE

- 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS
- 2. TOLERANCE ±0.1 mm UNLESS OTHERWISE SPECIFIED
- 3. COPLANARITY: 0.1 mm
- 4. REFER TO JEDEC MO-153






# **Ordering Information**



| Part No.     | Q`ty/Reel |
|--------------|-----------|
| VA2221LTSG28 | 4,000     |

# **Marking Information**



### **Contact Information**

### Viva Electronics Incorporated

10F-1, No. 32, Gaotie 2<sup>nd</sup> Rd., Zhubei City, Hsinchu County, Taiwan, R.O.C.

Tel: 886-3-6579508 Fax: 886-3-6579509

WWW: http://www.viva-elec.com.tw Sales: sales@viva-elec.com.tw FAE Support: fae@viva-elec.com.tw

#### **IMPORTANT NOTICE**

Viva Electronics Incorporated reserves the right to make changes without further notice to any products or specifications herein. Viva Electronics Incorporated does not assume any responsibility for use of any its products for any particular purpose, nor does Viva Electronics Incorporated assume any liability arising out of the application or use of any its products or circuits. Viva Electronics Incorporated does not convey any license under its patent rights or other rights nor the rights of others.